European 65nm CMOS disclosed

被引：0
|
作者：
不详
机构：
来源：
ELECTRONICS WORLD | 2003年 / 109卷 / 1812期
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：8 / 8
页数：1
相关论文
共 50 条
  • [1] A bandgap reference in 65nm CMOS
    Zhang Jun-an
    Li Guang-jun
    Yan Bo
    Luo Pu
    Yang Yu-jun
    Zhang Rui-tao
    Li Xi
    7TH IEEE INTERNATIONAL NANOELECTRONICS CONFERENCE (INEC) 2016, 2016,
  • [2] 65nm CMOS BULK to SOI comparison
    Pelloie, J. L.
    Laplanche, Y.
    Chen, T. F.
    Huang, Y. T.
    Liu, P. W.
    Chiang, W. T.
    Huang, M. Y. T.
    Tsai, C. H.
    Cheng, Y. C.
    Tsai, C. T.
    Ma, G. H.
    2007 IEEE INTERNATIONAL SOI CONFERENCE PROCEEDINGS, 2007, : 69 - +
  • [3] A Compact 67 GHz Oscillator in 65nm CMOS
    Pepe, Domenico
    Zito, Domenico
    2015 IEEE 13TH INTERNATIONAL NEW CIRCUITS AND SYSTEMS CONFERENCE (NEWCAS), 2015,
  • [4] 65nm CMOS technology for low power applications
    Steegen, A
    Mo, R
    Sun, RMMC
    Eller, M
    Leake, G
    Vietzke, D
    Tilke, A
    Guarin, F
    Fischer, A
    Pompl, T
    Massey, G
    Vayshenker, A
    Tan, WL
    Ebert, A
    Lin, W
    Gao, W
    Lian, J
    Kim, JP
    Wrschka, P
    Yang, JH
    Ajmera, A
    Knoefler, R
    Teh, YW
    Jamin, F
    Park, JE
    Hooper, K
    Griffin, C
    Nguyen, P
    Klee, V
    Ku, V
    Baiocco, C
    Johnson, G
    Tai, L
    Benedict, J
    Scheer, S
    Zhuang, H
    Ramanchandran, V
    Matusiewicz, G
    Lin, YH
    Siew, YK
    Zhang, F
    Leong, LS
    Liewl, SL
    Park, KC
    Lee, KW
    Hong, DH
    Choi, SM
    Kaltalioglu, E
    Kim, SO
    Naujok, M
    IEEE INTERNATIONAL ELECTRON DEVICES MEETING 2005, TECHNICAL DIGEST, 2005, : 69 - 72
  • [5] 60 GHz transmitter circuits in 65nm CMOS
    Valdes-Garcia, Alberto
    Reynolds, Scott
    Plouchart, Jean-Oliver
    2008 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS SYMPOSIUM, VOLS 1 AND 2, 2008, : 583 - 586
  • [6] Advanced Spice Modeling for 65nm CMOS Technology
    Yang, Lianfeng
    Cui, Meng
    Ma, James
    He, Jia
    Wang, Wei
    Wong, Waisum
    2008 9TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED-CIRCUIT TECHNOLOGY, VOLS 1-4, 2008, : 436 - +
  • [7] New Subthreshold Concepts in 65nm CMOS Technology
    Moradi, Farshad
    Wisland, Dag T.
    Mahmoodi, Hamid
    Peiravi, Ali
    Aunet, Snorre
    Cao, Tuan Vu
    ISQED 2009: PROCEEDINGS 10TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, VOLS 1 AND 2, 2009, : 162 - +
  • [8] Optimization of TIA topologies in a 65nm CMOS process
    Polster, Robert
    Jimenez, Jose Luis Gonzalez
    Cassan, Eric
    Vincent, Pierre
    2014 IEEE OPTICAL INTERCONNECTS CONFERENCE, 2014, : 117 - 118
  • [9] A Programmable Gain Dynamic Residue Amplifier in 65nm CMOS
    Germano, Manuel
    Fernandez Bocco, Alvaro
    Reyes, Benjamin T.
    2023 ARGENTINE CONFERENCE ON ELECTRONICS, CAE, 2023, : 52 - 56
  • [10] A Spatial-LDI Δ-Σ LNA Design in 65nm CMOS
    Silva, Nimasha
    Mandal, Soumyajit
    Belostotski, Leonid
    Madanayake, Arjuna
    2024 INTERNATIONAL APPLIED COMPUTATIONAL ELECTROMAGNETICS SOCIETY SYMPOSIUM, ACES 2024, 2024,
12345