共 50 条
- [31] A Power-optimized Reconfigurable CT ΣΔ Modulator in 65nm CMOS 2012 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS 2012), 2012, : 305 - 308
- [32] Wireless Synchronization of mm-wave Arrays in 65nm CMOS 2015 IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE (CICC), 2015,
- [33] Process Variation Compensation of a 4.6 GHz LNA in 65nm CMOS 2010 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, 2010, : 2490 - 2493
- [34] An Efficient Physical Coding Sublayer for PCI Express in 65nm CMOS IEEE INTERNATIONAL SYMPOSIUM ON INTELLIGENT SIGNAL PROCESSING AND COMMUNICATIONS SYSTEMS (ISPACS 2012), 2012,
- [35] A low power GPS/Galileo/GLONASS receiver in 65nm CMOS 2013 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), 2013, : 241 - 244
- [36] Experimental investigation of stochastic resonance in a 65nm CMOS artificial neuron 2017 INTERNATIONAL CONFERENCE ON NOISE AND FLUCTUATIONS (ICNF), 2017,
- [37] A SEE Insensitive CML Voltage Controlled Oscillator in 65nm CMOS 2018 IEEE CANADIAN CONFERENCE ON ELECTRICAL & COMPUTER ENGINEERING (CCECE), 2018,
- [38] A Distributed Voltage Controlled Oscillator in a standard 65nm CMOS Process PRIME 2006: 2ND CONFERENCE ON PH.D. RESEARCH IN MICROELECTRONIC AND ELECTRONICS, PROCEEDINGS, 2006, : 93 - +
- [39] A 80∼101GHz Amplifier in 65nm CMOS process 2018 11TH UK-EUROPE-CHINA WORKSHOP ON MILLIMETER WAVES AND TERAHERTZ TECHNOLOGIES (UCMMT2018), VOL 1, 2018,
- [40] Latch-up in 65nm CMOS technology: A scaling perspective 2005 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM PROCEEDINGS - 43RD ANNUAL, 2005, : 137 - 144