Megasonic cleaning tool seeks a clean sweep at 65nm and below

被引：0
|
作者：
不详
机构：
来源：
SOLID STATE TECHNOLOGY | 2009年 / 52卷 / 05期
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：6 / 6
页数：1
相关论文
共 27 条
  • [1] Enhanced model based OPC for 65nm and below
    Word, J
    Cobb, NB
    [J]. 24TH ANNUAL BACUS SYMPOSIUM ON PHOTOMASK TECHNOLOGY, PT 1 AND 2, 2004, 5567 : 1305 - 1314
  • [2] Enhanced model based OPC for 65nm and below
    Word, J
    Cobb, NB
    [J]. EMLC 2005: 21st European Mask and Lithography Conference, 2005, 5835 : XXI - XXX
  • [3] A new category of particles at 65nm technology and below
    Rathei, Dieter
    Neuber, Andreas
    [J]. 2006 IEEE/SEMI ADVANCED SEMICONDUCTOR MANUFACTURING CONFERENCE AND WORKSHOP, 2006, : 380 - 382
  • [4] An integrated solution for photomask manufacturing, handling and storage at 65nm and below
    Schwitzgebel, Jorg
    Xiao, Guangming
    Rockwell, Barry
    Nozaki, Sammy
    Darvish, Ali
    Wu, Chris
    [J]. METROLOGY, INSPECTION, AND PROCESS CONTROL FOR MICROLITHOGRAPHY XX, PTS 1 AND 2, 2006, 6152
  • [5] Challenges in gate level modeling for delay and SI at 65nm and below
    Keller, Igor
    Tam, King Ho
    Kariat, Vinod
    [J]. 2008 45TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2008, : 468 - 473
  • [6] Progressive ArF exposure tool for the 65nm node lithography
    Irie, N
    Hamatani, M
    Nei, M
    [J]. Optical Microlithography XVIII, Pts 1-3, 2005, 5754 : 725 - 733
  • [7] Chemical dry cleaning technology for reliable 65nm CMOS contact to NiSix
    Honda, M
    Tsutsumi, K
    Harakawa, H
    Nomachi, A
    Murakami, K
    Ooya, K
    Kudou, T
    Nagamatsu, T
    Ezawa, H
    [J]. PROCEEDINGS OF THE IEEE 2005 INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE, 2005, : 194 - 196
  • [8] Performance Enhanced Op-Amp for 65nm CMOS Technologies and Below
    Perez, Aldo Pena
    Maloberti, Franco
    [J]. 2012 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS 2012), 2012, : 201 - 204
  • [9] Advanced surface cleaning strategy for 65nm CMOS device performance enhancement
    Arnaud, F
    Bernard, H
    Beverina, A
    El-Farhane, R
    Duriez, B
    Barla, K
    Levy, D
    [J]. ULTRA CLEAN PROCESSING OF SILICON SURFACES VII, 2005, 103-104 : 37 - 40
  • [10] 300 mm megasonic cleaning process to address material consumption requirements for sub-65nm
    Lucey, MS
    [J]. 2005 IEEE Workshop on Microelectronics and Electron Devices, 2005, : 21 - 23
123