共 27 条
- [21] Aqueous based single wafer cleaning process development and integration into 65nm process flow using metal hard mask [J]. MATERIALS, TECHNOLOGY AND RELIABILITY OF LOW-K DIELECTRICS AND COPPER INTERCONNECTS, 2006, 914 : 287 - +
- [22] A solution for exposure tool optimization at the 65nm node and beyond - art. no. 65200Q [J]. Optical Microlithography XX, Pts 1-3, 2007, 6520 : Q5200 - Q5200
- [23] In-line semi-electrical process diagnosis methodology for integrated process window optimization of 65nm and below technology nodes [J]. METROLOGY, INSPECTION, AND PROCESS CONTROL FOR MICROLITHOGRAPHY XX, PTS 1 AND 2, 2006, 6152
- [24] A Half Rate CDR with DCD Cleaning up and Quadrature Clock Calibration for 20Gbps 60GHz Communication in 65nm CMOS [J]. 2013 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2013, : 962 - 965
- [25] Metal hard mask employed Cu/Low k film post ash and wet clean process optimization and integration into 65nm manufacturing flow [J]. ULTRA CLEAN PROCESSING OF SEMICONDUCTOR SURFACES VIII, 2008, 134 : 359 - +
- [26] Novel wet cleaning process for 65nm node Cu low-k dual-damascene interconnects with PAE SiOC hybrid structure [J]. ADVANCED METALLIZATION CONFERENCE 2004 (AMC 2004), 2004, : 645 - 649
- [27] A novel solution for porous low-k dual damascene post etch stripping/clean with supercritical CO2 technology for 65nm and beyond applications [J]. IEEE INTERNATIONAL ELECTRON DEVICES MEETING 2004, TECHNICAL DIGEST, 2004, : 333 - 336