共 50 条
- [41] Adaptable Butterfly Accelerator for Attention-based NNs via Hardware and Algorithm Co-design 2022 55TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO), 2022, : 599 - 615
- [43] HW/SW Co-Design of a Specific Accelerator for Robotic Computer Vision COMPUTACION Y SISTEMAS, 2015, 19 (03): : 513 - 527
- [44] StreamSVD: Low-rank Approximation and Streaming Accelerator Co-design 2021 INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (ICFPT), 2021, : 69 - 77
- [45] XPert: Peripheral Circuit & Neural Architecture Co-search for Area and Energy-efficient Xbar-based Computing 2023 60TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, DAC, 2023,
- [46] Algorithm/architecture co-design of the generalized sampling theorem based de-interlacer 2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 2943 - 2946
- [47] DPACS: Hardware Accelerated Dynamic Neural Network Pruning through Algorithm-Architecture Co-design PROCEEDINGS OF THE 28TH ACM INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS, VOL 2, ASPLOS 2023, 2023, : 237 - 251
- [48] Architecture and Algorithm Co-Design Framework for Embedded Processors in Event-Based Cameras 2021 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2021,
- [49] FPGA Implementation for GPR Signal Processing Based on HW/SW Co-Design Architecture 2015 IEEE CONFERENCE ON ANTENNA MEASUREMENTS & APPLICATIONS (CAMA), 2015,