NAX: Neural Architecture and Memristive Xbar based Accelerator Co-design

被引:7
|
作者
Negi, Shubham [1 ]
Chakraborty, Indranil [1 ]
Ankit, Aayush [2 ]
Roy, Kaushik [1 ]
机构
[1] Purdue Univ, W Lafayette, IN 47907 USA
[2] Microsoft Corp, Mountain View, CA USA
基金
美国国家科学基金会;
关键词
D O I
10.1145/3489517.3530476
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
Neural Architecture Search (NAS) has provided the ability to design efficient deep neural network (DNN) catered towards different hardwares like GPUs, CPUs etc. However, integrating NAS with Memristive Crossbar Array (MCA) based In-Memory Computing (IMC) accelerator remains an open problem. The hardware efficiency (energy, latency and area) as well as application accuracy (considering device and circuit non-idealities) of DNNs mapped to such hardware are co-dependent on network parameters such as kernel size, depth etc. and hardware architecture parameters such as crossbar size and the precision of analog-to-digital converters. Co-optimization of both network and hardware parameters presents a challenging search space comprising of different kernel sizes mapped to varying crossbar sizes. To that effect, we propose NAX - an efficient neural architecture search engine that co-designs neural network and IMC based hardware architecture. NAX explores the aforementioned search space to determine kernel and corresponding crossbar sizes for each DNN layer to achieve optimal tradeoffs between hardware efficiency and application accuracy. For CIFAR-10 and Tiny ImageNet, our models achieve 0.9% and 18.57% higher accuracy at 30% and -10.47% lower EDAP (energy-delay-area product), compared to baseline ResNet-20 and ResNet-18 models, respectively.
引用
收藏
页码:451 / 456
页数:6
相关论文
共 50 条
  • [31] Kindness in Architecture: The Multispecies Co-Living and Co-Design
    Saeidi, Sareh
    Anderson, Matthew Dylan
    Davidova, Marie
    BUILDINGS, 2023, 13 (08)
  • [32] DRViT: A dynamic redundancy-aware vision transformer accelerator via algorithm and architecture co-design on FPGA
    Sun, Xiangfeng
    Zhang, Yuanting
    Wang, Qinyu
    Zou, Xiaofeng
    Liu, Yujia
    Zeng, Ziqian
    Zhuang, Huiping
    JOURNAL OF PARALLEL AND DISTRIBUTED COMPUTING, 2025, 199
  • [33] An Efficient Architecture for a TCP Offload Engine Based on Hardware/Software Co-design
    Jang, Hankook
    Chung, Sang-Hwa
    Kim, Dung Kyue
    Lee, Yun-Sung
    JOURNAL OF INFORMATION SCIENCE AND ENGINEERING, 2011, 27 (02) : 493 - 509
  • [34] Circuit Architecture Test Verification Based on Hardware Software Co-design with ModelSim
    Das, Sunil R.
    Li, Jun-Feng
    Nayak, Amiya R.
    Assaf, Mansour H.
    Petriu, Emil M.
    Biswas, Satyendra N.
    IETE JOURNAL OF RESEARCH, 2013, 59 (02) : 132 - 140
  • [35] When Neural Architecture Search Meets Hardware Implementation: from Hardware Awareness to Co-Design
    Zhang, Xinyi
    Jiang, Weiwen
    Shi, Yiyu
    Hu, Jingtong
    2019 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI 2019), 2019, : 25 - 30
  • [36] HSCoNAS: Hardware-Software Co-Design of Efficient DNNs via Neural Architecture Search
    Luo, Xiangzhong
    Liu, Di
    Huai, Shuo
    Liu, Weichen
    PROCEEDINGS OF THE 2021 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE 2021), 2021, : 418 - 421
  • [37] A theoretical framework for algorithm-architecture co-design
    Czechowski, Kenneth
    Vuduc, Richard
    IEEE 27TH INTERNATIONAL PARALLEL AND DISTRIBUTED PROCESSING SYMPOSIUM (IPDPS 2013), 2013, : 791 - 802
  • [38] A language supporting function/architecture co-design of SoC
    Feng, GC
    Zhang, F
    Wang, G
    Zhao, Y
    Shen, XB
    PROCEEDINGS OF THE NINTH INTERNATIONAL CONFERENCE ON COMPUTER SUPPORTED COOPERATIVE WORK IN DESIGN, VOLS 1 AND 2, 2005, : 899 - 902
  • [39] Toward a Theory of Algorithm-Architecture Co-design
    Vuduc, Richard
    Czechowski, Kenneth
    HIGH PERFORMANCE COMPUTING FOR COMPUTATIONAL SCIENCE - VECPAR 2012, 2013, 7851 : 4 - 8
  • [40] A Hardware/Software Co-design Architecture for Packet Classification
    Ahmed, O.
    Chattha, K.
    Areibi, S.
    2010 INTERNATIONAL CONFERENCE ON MICROELECTRONICS, 2010, : 96 - 99