NAX: Neural Architecture and Memristive Xbar based Accelerator Co-design

被引:7
|
作者
Negi, Shubham [1 ]
Chakraborty, Indranil [1 ]
Ankit, Aayush [2 ]
Roy, Kaushik [1 ]
机构
[1] Purdue Univ, W Lafayette, IN 47907 USA
[2] Microsoft Corp, Mountain View, CA USA
基金
美国国家科学基金会;
关键词
D O I
10.1145/3489517.3530476
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
Neural Architecture Search (NAS) has provided the ability to design efficient deep neural network (DNN) catered towards different hardwares like GPUs, CPUs etc. However, integrating NAS with Memristive Crossbar Array (MCA) based In-Memory Computing (IMC) accelerator remains an open problem. The hardware efficiency (energy, latency and area) as well as application accuracy (considering device and circuit non-idealities) of DNNs mapped to such hardware are co-dependent on network parameters such as kernel size, depth etc. and hardware architecture parameters such as crossbar size and the precision of analog-to-digital converters. Co-optimization of both network and hardware parameters presents a challenging search space comprising of different kernel sizes mapped to varying crossbar sizes. To that effect, we propose NAX - an efficient neural architecture search engine that co-designs neural network and IMC based hardware architecture. NAX explores the aforementioned search space to determine kernel and corresponding crossbar sizes for each DNN layer to achieve optimal tradeoffs between hardware efficiency and application accuracy. For CIFAR-10 and Tiny ImageNet, our models achieve 0.9% and 18.57% higher accuracy at 30% and -10.47% lower EDAP (energy-delay-area product), compared to baseline ResNet-20 and ResNet-18 models, respectively.
引用
收藏
页码:451 / 456
页数:6
相关论文
共 50 条
  • [21] A CO-DESIGN PLATFORM FOR ALGORITHM/ARCHITECTURE DESIGN EXPLORATION
    Lucarz, Christophe
    Mattavelli, Marco
    Dubois, Julien
    2008 IEEE INTERNATIONAL CONFERENCE ON MULTIMEDIA AND EXPO, VOLS 1-4, 2008, : 1069 - +
  • [22] Algorithm/Accelerator Co-Design and Co-Search for Edge AI
    Zhang, Xiaofan
    Li, Yuhong
    Pan, Junhao
    Chen, Deming
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2022, 69 (07) : 3064 - 3070
  • [23] Co-design architecture and implementation for point-based rendering on FPGAs
    Majer, Mateusz
    Wildermann, Stefan
    Angermeier, Josef
    Hanke, Stefan
    Teich, Juergen
    RSP 2008: 19TH IEEE/IFIP INTERNATIONAL SYMPOSIUM ON RAPID SYSTEM PROTOTYPING, PROCEEDINGS, 2008, : 142 - 148
  • [24] A systems architecture for sensor networks based on hardware/software co-design
    Nisbet, A
    Dobson, S
    AUTONOMIC COMMUNICATION, 2005, 3457 : 115 - 126
  • [25] Toolflow for the algorithm-hardware co-design of memristive ANN accelerators
    Wabnitz, Malte
    Gemmeke, Tobias
    Memories - Materials, Devices, Circuits and Systems, 2023, 5
  • [26] CoNAX: Towards Comprehensive Co-Design Neural Architecture Search Using HW Abstractions
    Braatz, Yannick
    Soliman, Taha
    Rai, Shubham
    Rieber, Dennis Sebastian
    Bringmann, Oliver
    2024 IEEE 35TH INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS, ASAP 2024, 2024, : 8 - 16
  • [27] Automated Hardware and Neural Network Architecture co-design of FPGA accelerators using multi-objective Neural Architecture Search
    Colangelo, Philip
    Segal, Oren
    Speicher, Alex
    Margala, Martin
    2020 IEEE 10TH INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS (ICCE-BERLIN), 2020,
  • [28] BTPA: Hardware-Software Co-design for Bitwise based Transformer with Parallelized Accelerator
    Zhang, Junkai
    Duan, Gaoxiang
    Huang, Zunkai
    Wang, Hui
    Zhu, Yongxin
    PROCEEDINGS OF THE 2024 IEEE 10TH IEEE INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE AND SMART COMPUTING, HPSC 2024, 2024, : 100 - 104
  • [29] Co-Design of Algorithm and FPGA Accelerator for Conditional Independence Test
    Guo, Ce
    Luk, Wayne
    Warren, Alexander
    Levine, Joshua
    Brookes, Peter
    2023 IEEE 34TH INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS, ASAP, 2023, : 102 - 109
  • [30] Multiscale Co-Design Analysis of Energy, Latency, Area, and Accuracy of a ReRAM Analog Neural Training Accelerator
    Marinella, Matthew J.
    Agarwal, Sapan
    Hsia, Alexander
    Richter, Isaac
    Jacobs-Gedrim, Robin
    Niroula, John
    Plimpton, Steven J.
    Ipek, Engin
    James, Conrad D.
    IEEE JOURNAL ON EMERGING AND SELECTED TOPICS IN CIRCUITS AND SYSTEMS, 2018, 8 (01) : 86 - 101