Application of Convolutional Neural Networks to Regenerate Deterministic Test Patterns for BIST

被引：0

作者：

Inamoto, Tsutomu ^{[1
]}

Higami, Yoshinobu ^{[1
]}

机构：

[1] Ehime Univ, Grad Sch Sci & Engn, Matsuyama, Ehime, Japan

来源：

2019 34TH INTERNATIONAL TECHNICAL CONFERENCE ON CIRCUITS/SYSTEMS, COMPUTERS AND COMMUNICATIONS (ITC-CSCC 2019) | 2019年

关键词：

combinational circuit; fault detection; logic BIST; test pattern; artificial neural network;

D O I：

10.1109/itc-cscc.2019.8793374

中图分类号：

TP301 [理论、方法];

学科分类号：

081202 ;

摘要：

This study displays preliminary results on a simple technique to improve fault coverages in the BIST technology. The technique assumes that a circuit which implements an ANN can be used with the target circuit, and effective test patterns are given beforehand. Such ANN circuit is utilized as a degraded memory which approximately regenerates given test patterns. In computational illustrations, fault coverages of test patterns by the technique are calculated on c7552 of the ISCAS'85 benchmark.

引用

页码：114 / 115

页数：2

共 50 条

[1] Regeneration of Test Patterns for BIST by Using Artificial Neural Networks
Inamoto, Tsutomu
Higami, Yoshinobu
[J]. 35TH INTERNATIONAL TECHNICAL CONFERENCE ON CIRCUITS/SYSTEMS, COMPUTERS AND COMMUNICATIONS (ITC-CSCC 2020), 2020, : 137 - 140
[2] Convolutional Neural Networks - Deterministic Systems
Sveleba, S.
Brygilevych, V
Kuno, I
Katerynchuk, I
Semotyjuk, O.
Shmyhelskyy, Y.
[J]. 2022 23RD INTERNATIONAL CONFERENCE ON COMPUTATIONAL PROBLEMS OF ELECTRICAL ENGINEERING (CPEE), 2022,
[3] Efficient compression and application of deterministic patterns in a logic BIST architecture
Wohl, P
Waicukauski, JA
Patel, S
Amin, MB
[J]. 40TH DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2003, 2003, : 566 - 569
[4] Deterministic Binary Filters for Convolutional Neural Networks
Tseng, Vincent W-S
Bhattachara, Sourav
Fernandez-Marques, Javier
Alizadeh, Milad
Tong, Catherine
Lane, Nicholas D.
[J]. PROCEEDINGS OF THE TWENTY-SEVENTH INTERNATIONAL JOINT CONFERENCE ON ARTIFICIAL INTELLIGENCE, 2018, : 2739 - 2747
[5] A Deterministic BIST Scheme Based on EDT-Compressed Test Patterns
Mrugalski, Grzegorz
Rajski, Janusz
Rybak, Lukasz
Solecki, Jedrzej
Tyszer, Jerzy
[J]. 2015 IEEE INTERNATIONAL TEST CONFERENCE (ITC), 2015,
[6] On using deterministic test sets in BIST
Novak, O
Nosek, J
[J]. 6TH IEEE INTERNATIONAL ON-LINE TESTING WORKSHOP, PROCEEDINGS, 2000, : 127 - 132
[7] Application of convolutional neural networks for the classification of two-phase flow patterns
Urbina-Salas, I
Vazquez-Ramirez, E. E.
Garcia-Sanchez, E.
Martinez-Rodriguez, E. D.
Garcia-Garcia, L.
Garcia de la Rosa, L. A.
Razon-Gonzalez, J. P.
[J]. PROCEEDINGS OF THE 2021 XXIII IEEE INTERNATIONAL AUTUMN MEETING ON POWER, ELECTRONICS AND COMPUTING (ROPEC 2021), 2021,
[8] Uncovering Ecological Patterns with Convolutional Neural Networks
Brodrick, Philip G.
Davies, Andrew B.
Asner, Gregory P.
[J]. TRENDS IN ECOLOGY & EVOLUTION, 2019, 34 (08) : 734 - 745
[9] Application of deterministic logic BIST on industrial circuits
Kiefer, G
Vranken, H
Marinissen, EJ
Wunderlich, HJ
[J]. JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2001, 17 (3-4): : 351 - 362
[10] Application of Deterministic Logic BIST on Industrial Circuits
Gundolf Kiefer
Harald Vranken
Erik Jan Marinissen
Hans-Joachim Wunderlich
[J]. Journal of Electronic Testing, 2001, 17 : 351 - 362

← 1 2 3 4 5 →