共 50 条
- [32] On the Generation of Compact Deterministic Test Sets for BIST Ready Designs [J]. 2013 22ND ASIAN TEST SYMPOSIUM (ATS), 2013, : 201 - 206
- [33] Enhancements in deterministic BIST implementations for improving test of complex SOCs [J]. 20TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS: TECHNOLOGY CHALLENGES IN THE NANOELECTRONICS ERA, 2007, : 339 - +
- [34] A deterministic BIST scheme for test time reduction in VLSI circuits [J]. VLSI CIRCUITS AND SYSTEMS II, PTS 1 AND 2, 2005, 5837 : 1086 - 1097
- [36] Application of Convolutional Neural Networks for Multimodal Identification Task [J]. PROCEEDINGS OF THE 26TH CONFERENCE OF OPEN INNOVATIONS ASSOCIATION FRUCT, 2020, : 423 - 428
- [40] Application of convolutional neural networks to spin models studies [J]. ST PETERSBURG POLYTECHNIC UNIVERSITY JOURNAL-PHYSICS AND MATHEMATICS, 2022, 15 (03): : 87 - 92