Subthreshold leakage modeling and estimation of general CMOS complex gates

被引：0
|
作者：
Butzen, Paulo F. [1 ]
Reis, Andre I. [2 ]
Kim, Chris H. [3 ]
Ribas, Renato P. [1 ]
机构：
[1] Univ Fed Rio Grande do Sul, Inst Informat, Porto Alegre, RS, Brazil
[2] Nangate Inc, Menlo Pk, CA USA
[3] Univ Minnesota, EECS, Minneapolis, MN 55455 USA
来源：
INTEGRATED CIRCUIT AND SYSTEM DESIGN: POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION | 2007年 / 4644卷
关键词：
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
A new subthreshold leakage model is proposed in order to improve the static power estimation in general CMOS complex gates. Series-parallel transistor arrangements with more than two logic depth, as well as non-series-parallel off-switch networks are covered by such analytical modeling. The occurrence of on-switches in off-networks, also ignored by previous works, is considered in the proposed analysis. The model has been validated through electrical simulations, taking into account transistor sizing, operating temperature, supply voltage and threshold voltage variations.
引用
收藏
页码：474 / +
页数：3
相关论文
共 50 条
  • [21] Compact static power model of complex CMOS gates
    Rosselló, JL
    Bota, S
    Segura, J
    INTEGRATED CIRCUIT AND SYSTEM DESIGN: POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION, 2005, 3728 : 348 - 354
  • [22] Transistor Reordering for Electrical Improvement in CMOS Complex Gates
    Munoz, Marcello M.
    Kessler, Henrique
    Porto, Marcelo
    Camargo, Vinicius V.
    2022 35TH SBC/SBMICRO/IEEE/ACM SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN (SBCCI 2022), 2022,
  • [23] Libra: An Automatic Design Methodology for CMOS Complex Gates
    Cardoso, Maicon S.
    Smaniotto, Gustavo H.
    Bubolz, Andrei A. O.
    Moreira, Matheus T.
    da Rosa, Leomar S., Jr.
    Marques, Felipe de S.
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2018, 65 (10) : 1345 - 1349
  • [24] Transistor-Level Optimization of CMOS Complex Gates
    Possani, Vinicius N.
    Marques, Felipe S.
    da Rosa Junior, Leomar S.
    Callegaro, Vinicius
    Reis, Andre I.
    Ribas, Renato P.
    2013 IEEE 4TH LATIN AMERICAN SYMPOSIUM ON CIRCUITS AND SYSTEMS (LASCAS), 2013,
  • [25] OPTIMAL ORDERING OF GATE SIGNALS IN CMOS COMPLEX GATES
    LEFEBVRE, M
    CHAN, C
    PROCEEDINGS OF THE IEEE 1989 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 1989, : 493 - 496
  • [26] Modeling CMOS gates driving RC interconnect loads
    Chatzigeorgiou, A
    Nikolaidis, S
    Tsoukalas, I
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 2001, 48 (04): : 413 - 418
  • [27] MODELING THE EFFECTIVE CAPACITANCE FOR THE RC INTERCONNECT OF CMOS GATES
    QIAN, J
    PULLELA, S
    PILLAGE, L
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1994, 13 (12) : 1526 - 1535
  • [28] Refinement of the subthreshold slope modeling for advanced bulk CMOS devices
    Pouydebasque, Arnaud
    Charbuillet, Cment
    Gwoziecki, Romain
    Skotnicki, Thomas
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2007, 54 (10) : 2723 - 2729
  • [29] Simultaneous control of subthreshold and gate leakage current in nanometer-scale CMOS circuits
    Shin, Youngsoo
    Heo, Sewan
    Kim, Hyung-Ock
    Choi, Jung Yun
    PROCEEDINGS OF THE ASP-DAC 2007, 2007, : 654 - +
  • [30] Minimum Energy CMOS Design with Dual Subthreshold Supply and Multiple Logic-Level Gates
    Kim, Kyungseok
    Agrawal, Vishwani D.
    2011 12TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED), 2011, : 689 - 694
12345