Subthreshold leakage modeling and estimation of general CMOS complex gates

被引：0

作者：

Butzen, Paulo F. ^{[1
]}

Reis, Andre I. ^{[2
]}

Kim, Chris H. ^{[3
]}

Ribas, Renato P. ^{[1
]}

机构：

[1] Univ Fed Rio Grande do Sul, Inst Informat, Porto Alegre, RS, Brazil

[2] Nangate Inc, Menlo Pk, CA USA

[3] Univ Minnesota, EECS, Minneapolis, MN 55455 USA

来源：

INTEGRATED CIRCUIT AND SYSTEM DESIGN: POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION | 2007年 / 4644卷

关键词：

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

A new subthreshold leakage model is proposed in order to improve the static power estimation in general CMOS complex gates. Series-parallel transistor arrangements with more than two logic depth, as well as non-series-parallel off-switch networks are covered by such analytical modeling. The occurrence of on-switches in off-networks, also ignored by previous works, is considered in the proposed analysis. The model has been validated through electrical simulations, taking into account transistor sizing, operating temperature, supply voltage and threshold voltage variations.

引用

页码：474 / +

页数：3

共 50 条

[41] Average leakage current estimation of CMOS logic circuits
de Gyvez, JP
van de Wetering, E
19TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 2001, : 375 - 379
[42] Leakage current estimation of CMOS circuit with stack effect
Xu, YJ
Luo, ZY
Li, XW
Li, LJ
Hong, XL
JOURNAL OF COMPUTER SCIENCE AND TECHNOLOGY, 2004, 19 (05) : 708 - 717
[43] A new short circuit power model for complex CMOS gates
Wang, Q
Vrudhula, BK
IEEE ALESSANDRO VOLTA MEMORIAL WORKSHOP ON LOW-POWER DESIGN, PROCEEDINGS, 1999, : 98 - 106
[44] Power and area minimization by reorganizing CMOS complex-gates
Tachibana, M
Kurosawa, S
Nojima, R
Kojima, N
Yamada, M
Mitsuhashi, T
Goto, N
IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 1996, E79A (03) : 312 - 320
[45] Accurate estimation of total leakage current in scaled CMOS logic circuits based on compact current modeling
Mukhopadhyay, S
Raychowdhury, A
Roy, K
40TH DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2003, 2003, : 169 - 174
[46] Area-Aware Design of Static CMOS Complex Gates
Cardoso, Maicon S.
Smaniotto, Gustavo H.
Bubolz, Andrei A. O.
da Rosa Junior, Leomar S.
Marques, Felipe de S.
2018 16TH IEEE INTERNATIONAL NEW CIRCUITS AND SYSTEMS CONFERENCE (NEWCAS), 2018, : 282 - 286
[47] Power and area minimization by reorganizing CMOS complex-gates
Toshiba Corp, Kawasaki-shi, Japan
IEICE Trans Fund Electron Commun Comput Sci, 3 (312-320):
[48] Leakage Current Analysis in Static CMOS Logic Gates for a Transistor Network Design Approach
Tonfat, Jorge
Flach, Guilherme
Reis, Ricardo
PROCEEDINGS OF 2016 26TH INTERNATIONAL WORKSHOP ON POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION (PATMOS), 2016, : 107 - 113
[49] A Novel Noise Margin Model of Surrounding-gate MOSFET Working on Subthreshold CMOS Logic Gates
Chiang, Te-Kuang
Chen, Chih Yo
Gao, Hong-Wun
Wang, Yeong-Her
7TH IEEE INTERNATIONAL NANOELECTRONICS CONFERENCE (INEC) 2016, 2016,
[50] Steady and transient state analysis of gate leakage current in nanoscale CMOS logic gates
Mohanty, Saraju P.
Kougianos, Elias
PROCEEDINGS 2006 INTERNATIONAL CONFERENCE ON COMPUTER DESIGN, 2007, : 210 - +

← 1 2 3 4 5 →