Subthreshold leakage modeling and estimation of general CMOS complex gates

被引：0
|
作者：
Butzen, Paulo F. [1 ]
Reis, Andre I. [2 ]
Kim, Chris H. [3 ]
Ribas, Renato P. [1 ]
机构：
[1] Univ Fed Rio Grande do Sul, Inst Informat, Porto Alegre, RS, Brazil
[2] Nangate Inc, Menlo Pk, CA USA
[3] Univ Minnesota, EECS, Minneapolis, MN 55455 USA
来源：
INTEGRATED CIRCUIT AND SYSTEM DESIGN: POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION | 2007年 / 4644卷
关键词：
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
A new subthreshold leakage model is proposed in order to improve the static power estimation in general CMOS complex gates. Series-parallel transistor arrangements with more than two logic depth, as well as non-series-parallel off-switch networks are covered by such analytical modeling. The occurrence of on-switches in off-networks, also ignored by previous works, is considered in the proposed analysis. The model has been validated through electrical simulations, taking into account transistor sizing, operating temperature, supply voltage and threshold voltage variations.
引用
收藏
页码：474 / +
页数：3
相关论文
共 50 条
  • [1] Modeling subthreshold leakage current in general transistor networks
    Butzen, Paulo F.
    Reis, Andre I.
    Kim, Chris H.
    Ribas, Renato P.
    IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, PROCEEDINGS: EMERGING VLSI TECHNOLOGIES AND ARCHITECTURES, 2007, : 512 - +
  • [2] Statistical leakage modeling in CMOS logic gates considering process variations
    D'Agostino, Carmelo
    Flatresse, Philippe
    Beigne, Edith
    Belleville, Marc
    2008 IEEE INTERNATIONAL CONFERENCE ON INTEGRATED CIRCUIT DESIGN AND TECHNOLOGY, PROCEEDINGS, 2008, : 301 - 304
  • [3] Subthreshold leakage modeling and reduction techniques
    Kao, J
    Narendra, S
    Chandrakasan, A
    IEEE/ACM INTERNATIONAL CONFERENCE ON CAD-02, DIGEST OF TECHNICAL PAPERS, 2002, : 141 - 148
  • [4] Analysis of subthreshold leakage reduction in CMOS digital circuits
    Deepaksubramanyan, Boray S.
    Nunez, Adrian
    2007 50TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-3, 2007, : 1122 - 1126
  • [5] Improving yield and defect tolerance in multifunction subthreshold CMOS gates
    Granhaug, Kristian
    Aunet, Snorre
    21ST IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT-TOLERANCE IN VLSI SYSTEMS, PROCEEDINGS, 2006, : 20 - +
  • [6] A modeling technique for CMOS gates
    Chatzigeorgiou, A
    Nikolaidis, S
    Tsoukalas, I
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1999, 18 (05) : 557 - 575
  • [7] CMOS DEVICE MODELING FOR SUBTHRESHOLD CIRCUITS
    GODFREY, MD
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 1992, 39 (08): : 532 - 539
  • [8] Side-channel leakage of masked CMOS gates
    Mangard, S
    Popp, T
    Gammel, BM
    TOPICS IN CRYPTOLOGY - CT-RSA 2005, PROCEEDINGS, 2005, 3376 : 351 - 365
  • [9] Subthreshold Leakage Reduction: A Comparative Study of SCL and CMOS Design
    Tajalli, Armin
    Leblebici, Yusuf
    ISCAS: 2009 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-5, 2009, : 2553 - 2556
  • [10] Analog-decoder experiments with subthreshold CMOS soft-gates
    Frey, M
    Loeliger, HA
    Lustenberger, F
    Merkli, P
    Strebel, P
    PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL I: ANALOG CIRCUITS AND SIGNAL PROCESSING, 2003, : 85 - 88
12345