Power, Performance, and Cost Comparisons of Monolithic 3D ICs and TSV-based 3D ICs

被引：0

作者：

Nayak, Deepak Kumar ^{[1
]}

Banna, Srinivasa ^{[1
]}

Samal, Sandeep Kumar ^{[2
]}

Lim, Sung Kyu ^{[2
]}

机构：

[1] GLOBALFOUNDRIES, Technol Res, 2600 Great Amer Way, Santa Clara, CA 95054 USA

[2] Georgia Inst Technol, Sch Elect & Comp Engn, Atlanta, GA 30332 USA

来源：

2015 IEEE SOI-3D-SUBTHRESHOLD MICROELECTRONICS TECHNOLOGY UNIFIED CONFERENCE (S3S) | 2015年

关键词：

3D IC; Monolithic; 3D; TSV; PPA; PPC; Cost;

D O I：

暂无

中图分类号：

TP301 [理论、方法];

学科分类号：

081202 ;

摘要：

Power, performance, area, and cost analysis of TSV, mini-TSV, and monolithic 3D ICs is presented. Power savings for TSV, mini-TSV, and monolithic 3D ICs are 21%, 25%, and 37/0, respectively, compared to that of a 2D IC. It is shown that monolithic 3D can deliver one node PPC benefit, whereas TSV 3D or mini-TSV 3D can only achieve a half node PPC advantage.

引用

页数：2

共 50 条

[31] Power Delivery Network Design for Wiring and TSV Resource Minimization in TSV-Based 3-D ICs
Wei, Shu-Han
Lee, Yu-Min
Ho, Chia-Tung
Sun, Chih-Ting
Cheng, Liang-Chia
2013 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION, AND TEST (VLSI-DAT), 2013,
[32] Power Delivery Network Design for Wiring and TSV Resource Minimization in TSV-Based 3-D ICs
Wei, Shu-Han
Lee, Yu-Min
Ho, Chia-Tung
Sun, Chih-Ting
Cheng, Liang-Chia
2013 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION, AND TEST (VLSI-DAT), 2013,
[33] Challenges in Testing TSV-Based 3D Stacked ICs: Test Flows, Test Contents, and Test Access
Marinissen, Erik Jan
PROCEEDINGS OF THE 2010 IEEE ASIA PACIFIC CONFERENCE ON CIRCUIT AND SYSTEM (APCCAS), 2010, : 544 - 547
[34] TSV aware Standard Cell placement for 3D ICs
Pawanekar, Sameer
Trivedi, Gaurav
2015 19TH INTERNATIONAL SYMPOSIUM ON VLSI DESIGN AND TEST (VDAT), 2015,
[35] Electromagnetic susceptibility analysis method for 3D TSV ICs
Qin H.
Yan Z.
Su D.
Zhang W.
Yan, Zhaowen (yanzhaowen@buaa.edu.cn), 2017, Beijing University of Aeronautics and Astronautics (BUAA) (43): : 2406 - 2415
[36] Fault Tolerant Techniques for TSV-based Interconnects in 3-D ICs
Madani, Siroos
Bayoumi, Magdy
2017 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2017, : 2577 - 2580
[37] Capacitive and Inductive TSV-to-TSV Resilient Approaches for 3D ICs
Yaghini, Pooria M.
Eghbal, Ashkan
Yazdi, Siavash S.
Bagherzadeh, Nader
Green, Michael M.
IEEE TRANSACTIONS ON COMPUTERS, 2016, 65 (03) : 693 - 705
[38] A cost-effective repair scheme for clustered TSV defects in 3D ICs
Maity, Dilip Kumar
Roy, Surajit Kumar
Giri, Chandan
MICROELECTRONICS RELIABILITY, 2022, 129
[39] Distributed Multi TSV 3D Clock Distribution Network in TSV-based 3D IC
Kim, Dayoung
Kim, Joohee
Cho, Jonghyun
Pak, Jun So
Kim, Joungho
Lee, Hyungdong
Lee, Junho
Park, Kunwoo
2011 IEEE 20TH CONFERENCE ON ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING AND SYSTEMS (EPEPS), 2011, : 87 - 90
[40] 3D System Package Architecture as Alternative to 3D Stacking of ICs with TSV at System Level
Tummala, Rao R.
2017 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2017,

← 1 2 3 4 5 →