Flip chip solder joint reliability under harsh environment

被引：6
|
作者：
Cheng, B [1 ]
Wang, L
Zhang, Q
Gao, X
Xie, XM
Kempe, W
机构：
[1] Chinese Acad Sci, Shanghai Inst Microsyst & Informat Technol, Shanghai, Peoples R China
[2] DaimlerChrylser SIM Technol Co Ltd, Shanghai, Peoples R China
来源：
SOLDERING & SURFACE MOUNT TECHNOLOGY | 2003年 / 15卷 / 03期
关键词：
solder; joining processes; product reliability; laminates;
D O I：
10.1108/09540910310505071
中图分类号：
T [工业技术];
学科分类号：
08 ;
摘要：
Flip chip solder joint reliability under thermal shock stress was investigated both experimentally and by 2D finite element simulation. The results indicate that solder fatigue is the dominant failure mode and that delamination has obvious adverse effects on the solder joint lifetime. Different material/process combinations (underfill, flux, reflow atmospheres) were designed in order to understand the role of material/process factors on the solder joint lifetime and the results are discussed.
引用
收藏
页码：15 / 20
页数：6
相关论文
共 50 条
  • [21] Parametric finite element analysis of solder joint reliability of flip chip on board
    Goh, TJ
    [J]. 2ND ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE, PROCEEDINGS, 1998, : 57 - 62
  • [22] Flip chip solder interconnections: A reliability perspective
    Puttlitz, KJ
    Quinones, H
    [J]. DESIGN & RELIABILITY OF SOLDERS AND SOLDER INTERCONNECTIONS, 1997, : 359 - 366
  • [23] LEAD-FREE SOLDER PASTE SELECTION AND SOLDER JOINT RELIABILITY FOR COPPER STUD FLIP CHIP
    Wen, Fon Bih
    Krishnan, Shutesh
    Chan, Yo Meng
    [J]. 2008 EMAP CONFERENCE PROCEEDINGS, 2008, : 80 - 83
  • [24] Flip-chip ball grid array lead-free solder joint under reliability test
    Jen, MHR
    Liu, LC
    Wu, JD
    [J]. JOURNAL OF ELECTRONIC PACKAGING, 2005, 127 (04) : 446 - 451
  • [25] SOLDER JOINT RELIABILITY IN UNDERFILLED FLIP CHIP PACKAGE WITH A CONSIDERATION OF CHIP-PACKAGE-INTERACTION (CPI)
    Kwak, Jae B.
    Yu, Da
    Nguyen, Tung T.
    Park, Seungbae
    [J]. PROCEEDINGS OF THE ASME PACIFIC RIM TECHNICAL CONFERENCE AND EXHIBITION ON PACKAGING AND INTEGRATION OF ELECTRONIC AND PHOTONIC SYSTEMS, MEMS AND NEMS 2011, VOL 1, 2012, : 307 - 316
  • [26] Industry drop tests in solder joint reliability study of molded flip chip package
    Ong, Kang Eu
    Loh, Wei Kea T.
    Wong, Chee Wai
    Yip, Yeen San
    Chan, Choi Keng
    Lim, Sue Ann
    Lee, Seok Lin
    Ganapathysubramanian, Shankar
    [J]. 2006 INTERNATIONAL CONFERENCE ON ELECTRONIC MATERIALS AND PACKAGING, VOLS 1-3, 2006, : 326 - +
  • [27] Evaluation of solder joint reliability in flip-chip packages during accelerated testing
    Kim, JW
    Kim, DG
    Hong, WS
    Jung, SB
    [J]. JOURNAL OF ELECTRONIC MATERIALS, 2005, 34 (12) : 1550 - 1557
  • [28] A comparative study of the solder joint reliability in flip chip assemblies with compliant and rigid substrates
    Lin, Y. C.
    Chen, Xu
    Liu, Xing-Sheng
    Lu, Guo-Quan
    [J]. PROGRESSES IN FRACTURE AND STRENGTH OF MATERIALS AND STRUCTURES, 1-4, 2007, 353-358 : 2932 - +
  • [29] Design of flip-chip MCM/BGA packaging for optimum solder joint reliability
    Dudderar, TD
    Degani, Y
    Raju, VR
    [J]. DESIGN & RELIABILITY OF SOLDERS AND SOLDER INTERCONNECTIONS, 1997, : 393 - 397
  • [30] Evaluation of solder joint reliability in flip-chip packages during accelerated testing
    Jong-Woong Kim
    Dae-Gon Kim
    Won Sik Hong
    Seung-Boo Jung
    [J]. Journal of Electronic Materials, 2005, 34 : 1550 - 1557
12345