On the reconfiguration algorithm for fault-tolerant VLSI arrays

被引：0

作者：

Wu, JG ^{[1
]}

Thambipillai, S ^{[1
]}

机构：

[1] Nanyang Technol Univ, Ctr High Performance Embedded Syst, Singapore 639798, Singapore

来源：

COMPUTATIONAL SCIENCE - ICCS 2003, PT III, PROCEEDINGS | 2003年 / 2659卷

关键词：

degradable VLSI array; reconfiguration; fault-tolerance; greedy algorithm; NP-completeness;

D O I：

暂无

中图分类号：

TP39 [计算机的应用];

学科分类号：

081203 ; 0835 ;

摘要：

In this paper, an improved algorithm is presented for the NP-complete problem of reconfiguring a two-dimensional degradable VLSI array under the row and column routing constraints. The proposed algorithm adopts the partial computing for the logical row exclusion so that the most efficient algorithm, cited in literature, is speeded up without loss of performance. In addition, a flaw in the earlier approach is also addressed. Experimental results show that our algorithm is approximately 50% faster than the above stated algorithm.

引用

页码：360 / 366

页数：7

共 50 条

[41] FAULT-TOLERANT DYNAMIC MULTILEVEL STORAGE IN ANALOG VLSI
CAUWENBERGHS, G
YARIV, A
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 1994, 41 (12): : 827 - 829
[42] RECONFIGURABLE AND FAULT-TOLERANT VLSI MULTIPROCESSOR ARRAY.
Koren, Israel
Conference Proceedings - Annual Symposium on Computer Architecture, 1981, : 425 - 442
[43] TEST OF SINGLE FAULT-TOLERANT CONTROLLERS IN VLSI CIRCUITS
LEVEUGLE, R
VLSI 93, 1994, 42 : 123 - 132
[44] VLSI implementation of a fault-tolerant distributed clock generation
Ferringer, M.
Fuchs, G.
Steininger, A.
Kempf, G.
21ST IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT-TOLERANCE IN VLSI SYSTEMS, PROCEEDINGS, 2006, : 563 - +
[45] FAULT-TOLERANT TECHNIQUES FOR VLSI TREE-STRUCTURES
PIURI, V
STEFANELLI, R
MICROPROCESSING AND MICROPROGRAMMING, 1992, 34 (1-5): : 97 - 102
[46] Computer aided design of fault-tolerant VLSI systems
Karri, R
Hogstedt, K
Orailoglu, A
IEEE DESIGN & TEST OF COMPUTERS, 1996, 13 (03): : 88 - 96
[47] Analyzing the Impact of Fault-tolerant BIST for VLSI Design
Daasch, W. Robert
Jain, Saurabh
Armbrust, David
23RD IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT-TOLERANCE IN VLSI SYSTEMS, PROCEEDINGS, 2008, : 152 - 160
[48] A Design Method for Fault Reconfiguration and Fault-Tolerant Control of a Servo Motor
He, Jing
Zhang, Changfan
MATHEMATICAL PROBLEMS IN ENGINEERING, 2013, 2013
[49] An efficient reconfiguration algorithm for degradable VLSI/WSI arrays
Low, CP
IEEE TRANSACTIONS ON COMPUTERS, 2000, 49 (06) : 553 - 559
[50] An Improved Reconfiguration Algorithm for VLSI Arrays with A-Star
Qian, Junyan
Zhou, Zhide
Zhao, Lingzhong
Gu, Tianlong
COMPUTATIONAL SCIENCE AND ITS APPLICATIONS - ICCSA 2016, PT II, 2016, 9787 : 331 - 343

← 1 2 3 4 5 →