On the reconfiguration algorithm for fault-tolerant VLSI arrays

被引:0
|
作者
Wu, JG [1 ]
Thambipillai, S [1 ]
机构
[1] Nanyang Technol Univ, Ctr High Performance Embedded Syst, Singapore 639798, Singapore
关键词
degradable VLSI array; reconfiguration; fault-tolerance; greedy algorithm; NP-completeness;
D O I
暂无
中图分类号
TP39 [计算机的应用];
学科分类号
081203 ; 0835 ;
摘要
In this paper, an improved algorithm is presented for the NP-complete problem of reconfiguring a two-dimensional degradable VLSI array under the row and column routing constraints. The proposed algorithm adopts the partial computing for the logical row exclusion so that the most efficient algorithm, cited in literature, is speeded up without loss of performance. In addition, a flaw in the earlier approach is also addressed. Experimental results show that our algorithm is approximately 50% faster than the above stated algorithm.
引用
收藏
页码:360 / 366
页数:7
相关论文
共 50 条
  • [21] OPTIMAL RECONFIGURATION ALGORITHMS FOR REAL-TIME FAULT-TOLERANT PROCESSOR ARRAYS
    LIBESKINDHADAS, R
    SHRIVASTAVA, N
    MELHEM, RG
    LIU, CL
    IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 1995, 6 (05) : 498 - 510
  • [22] Efficient Fault-Tolerant Topology Reconfiguration Using a Maximum Flow Algorithm
    Ren, Yu
    Liu, Leibo
    Yin, Shouyi
    Han, Jie
    Wei, Shaojun
    ACM TRANSACTIONS ON RECONFIGURABLE TECHNOLOGY AND SYSTEMS, 2015, 8 (03)
  • [23] DESIGN OF ALGORITHM-BASED FAULT-TOLERANT VLSI ARRAY PROCESSOR
    LIU, CM
    JEN, CW
    IEE PROCEEDINGS-E COMPUTERS AND DIGITAL TECHNIQUES, 1989, 136 (06): : 539 - 547
  • [24] An efficient reconfiguration scheme for fault-tolerant meshes
    Chuang, PJ
    Yao, LC
    INFORMATION SCIENCES, 2005, 172 (3-4) : 309 - 333
  • [25] Achieving fault-tolerant software with rejuvenation and reconfiguration
    Yurcik, W
    Doss, D
    IEEE SOFTWARE, 2001, 18 (04) : 48 - +
  • [26] Signal reconfiguration of missile fault-tolerant control
    Liu, X. C.
    Xiao, L. X.
    He, X. F.
    Xu, J. H.
    PROCEEDINGS OF THE INSTITUTION OF MECHANICAL ENGINEERS PART G-JOURNAL OF AEROSPACE ENGINEERING, 2006, 220 (G5) : 429 - 437
  • [27] A Reconfiguration Approach for Fault-Tolerant FlexRay Networks
    Klobedanz, Kay
    Koenig, Andreas
    Mueller, Wolfgang
    2011 DESIGN, AUTOMATION & TEST IN EUROPE (DATE), 2011, : 82 - 87
  • [28] Fault-tolerant array processors via reconfiguration of two-level redundancy arrays
    Su, SYH
    Yao, R
    INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED PROCESSING TECHNIQUES AND APPLICATIONS, VOLS I-III, PROCEEDINGS, 1997, : 1633 - 1642
  • [29] ComChain: A blockchain with Byzantine fault-tolerant reconfiguration
    Vizier, Guillaume
    Gramoli, Vincent
    CONCURRENCY AND COMPUTATION-PRACTICE & EXPERIENCE, 2020, 32 (12):
  • [30] DESIGN OF A SELF-RECONFIGURING INTERCONNECTION NETWORK FOR FAULT-TOLERANT VLSI PROCESSOR ARRAYS
    PATERAS, S
    RAJSKI, J
    IEEE TRANSACTIONS ON RELIABILITY, 1989, 38 (01) : 40 - 50