FAULT-TOLERANT DYNAMIC MULTILEVEL STORAGE IN ANALOG VLSI

被引:32
|
作者
CAUWENBERGHS, G
YARIV, A
机构
[1] CALTECH,DEPT ELECT ENGN,PASADENA,CA 91125
[2] CALTECH,DEPT APPL PHYS,PASADENA,CA 91125
关键词
D O I
10.1109/82.338627
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
We present an area-efficient dynamic storage technique for repetitively quantizing and refreshing the analog contents of volatile capacitive memories in VLSI, incorporating redundancy and statistical averaging to avoid sudden loss of information triggered by occasional errors in the quantization. Experimental results obtained from a CMOS implementation are included, validating the robustness of the refresh scheme for long-term analog storage in excess of 8 bit resolution.
引用
收藏
页码:827 / 829
页数:3
相关论文
共 50 条
  • [1] Fault-tolerant storage in a dynamic environment
    Nadav, U
    Naor, M
    DISTRIBUTED COMPUTING, PROCEEDINGS, 2004, 3274 : 390 - 404
  • [2] FAULT-TOLERANT VLSI SORTERS
    VARMAN, PJ
    RAMAKRISHNAN, IV
    FUSSELL, DS
    CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 1987, 6 (02) : 153 - 174
  • [3] Fault-tolerant VLSI systems
    Karri, R
    IEEE TRANSACTIONS ON RELIABILITY, 1998, 47 (04) : 418 - 418
  • [4] FAULT-TOLERANT VLSI DESIGN
    SIEWIOREK, D
    RENNELS, D
    COMPUTER, 1980, 13 (12) : 51 - 53
  • [5] FAULT-TOLERANT VLSI SYSTEMS
    PEERCY, M
    BANERJEE, P
    PROCEEDINGS OF THE IEEE, 1993, 81 (05) : 745 - 758
  • [6] Comparison of fault-tolerant multilevel inverters
    Gleissner, Michael
    Maier, Robert
    Bakran, Mark-M.
    2017 19TH EUROPEAN CONFERENCE ON POWER ELECTRONICS AND APPLICATIONS (EPE'17 ECCE EUROPE), 2017,
  • [7] Inherent Fault-Tolerant Multilevel Inverter
    Phukan, Hillol
    Tiwari, Dinesh Kumar
    Singh, Jiwanjot
    Pati, Avadh
    ARABIAN JOURNAL FOR SCIENCE AND ENGINEERING, 2024,
  • [8] Fault-tolerant multilevel converter topology
    Ceballos, Salvador
    Pou, Josep
    Gabiola, Igor
    Luis Villate, Jose
    Zaragoza, Jordi
    Boroyevich, Dushan
    2006 IEEE INTERNATIONAL SYMPOSIUM ON INDUSTRIAL ELECTRONICS, VOLS 1-7, 2006, : 1577 - 1582
  • [9] On the reconfiguration algorithm for fault-tolerant VLSI arrays
    Wu, JG
    Thambipillai, S
    COMPUTATIONAL SCIENCE - ICCS 2003, PT III, PROCEEDINGS, 2003, 2659 : 360 - 366
  • [10] FAULT-TOLERANT VLSI PROCESSOR ARRAY FOR THE SVD
    CAVALLARO, JR
    NEAR, CD
    UYAR, MU
    PROCEEDINGS - IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN : VLSI IN COMPUTERS & PROCESSORS, 1989, : 176 - 180