Carbon nanotube circuit design choices in the presence of metallic tubes

Carbon Nanotube FET (CNT-FET) is a promising candidate for the construction of future integrated circuits. However the presence of metallic tubes negatively affects delay, leakage power, and yield of such circuits. In this paper we compare four different CNT-FET configurations - Shared Tube, Parallel Tubes, Transistor Stacking, and Tube Stacking. In the presence of 10% metallic tubes, stacking configurations have potential to as much as double the yield for 4.14AX delay penalty under iso-input capacitance and 3-7X lower leakage power compared to the non-stacked configurations. Analytical model and Monte Carlo simulation results for various logic gate sizes clearly indicate that an architecture that utilizes an appropriate combination of all four configurations is required to enable a better trade-off between delay, leakage power, and yield in the presence of metallic tubes.