SEU Tolerant Latch Based on Error Detection

被引：29

作者：

She, Xiaoxuan ^{[1
]}

Li, N. ^{[2
]}

Tong, J. ^{[1
]}

机构：

[1] Fudan Univ, State Key Lab ASIC & Syst, Shanghai 200433, Peoples R China

[2] Gpix Inc, Orlando, FL 33816 USA

来源：

IEEE TRANSACTIONS ON NUCLEAR SCIENCE | 2012年 / 59卷 / 01期

关键词：

Hardened by design; latch; radiation effects; single event upset (SEU); SOFT ERRORS; RELIABILITY; DELAY;

D O I：

10.1109/TNS.2011.2178265

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper presents an SEU hardened latch that can mitigate SEU based on an error detection circuit and a multiplexer. During the hold phase, an SEU on an internal node may upset the logic state of the latch. But the error detection circuit can detect this fault and generate fault indication signals via precharge and discharge operations. The fault indication signals control a multiplexer to select a correct output. Therefore, each latch has some error detection and correction capability.

引用

页码：211 / 214

页数：4

共 50 条

[41] CROSSTALK TOLERANT LATCH CIRCUIT
RUBIO, A
PONS, J
ANGLADA, R
IEE PROCEEDINGS-G CIRCUITS DEVICES AND SYSTEMS, 1992, 139 (01): : 5 - 8
[42] NUMERICAL-SIMULATION OF SEU INDUCED LATCH-UP
ROLLINS, JG
KOLASINSKI, WA
MARVIN, DC
KOGA, R
IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 1986, 33 (06) : 1565 - 1570
[43] Low power dissipation SEU-hardened CMOS latch
Li, Yuhong
Yue, Suge
Zhao, Yuanfu
Liang, Guozhen
PIERS 2007 BEIJING: PROGRESS IN ELECTROMAGNETICS RESEARCH SYMPOSIUM, PTS I AND II, PROCEEDINGS, 2007, : 1522 - +
[44] An SEU-hardened latch with a triple-interlocked structure
Li Yuanqing
Yao Suying
Xu Jiangtao
Gao Jing
JOURNAL OF SEMICONDUCTORS, 2012, 33 (08)
[45] SEU-tolerant QDI circuits
Jang, WJ
Martin, AJ
11TH IEEE INTERNATIONAL SYMPOSIUM ON ASYNCHRONOUS CIRCUITS AND SYSTEMS, PROCEEDINGS, 2005, : 156 - 165
[46] Nonvolatile and SEU-Recoverable Latch Based on FeFET and CMOS for Energy-Harvesting Devices
Yan, Aibin
Lin, Zhuoyuan
Liu, Guangzhu
Zhang, Qingyang
Huang, Zhengfeng
Cui, Jie
Wen, Xiaoqing
Girard, Patrick
2024 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, ISCAS 2024, 2024,
[47] A new efficient algorithmic-based SEU tolerant system architecture
Blaquiere, T
Gagne, G
Savaria, Y
Evequoz, C
IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 1995, 42 (06) : 1599 - 1606
[48] Fault-tolerant detection of a quantum error
Rosenblum, S.
Reinhold, P.
Mirrahimi, M.
Jiang, Liang
Frunzio, L.
Schoelkopf, R. J.
SCIENCE, 2018, 361 (6399) : 266 - 269
[49] Fault-tolerant quantum error detection
Linke, Norbert M.
Gutierrez, Mauricio
Landsman, Kevin A.
Figgatt, Caroline
Debnath, Shantanu
Brown, Kenneth R.
Monroe, Christopher
SCIENCE ADVANCES, 2017, 3 (10):
[50] Design and Analysis of Leakage-Induced False Error Tolerant Error Detecting Latch for Sub/Near-Threshold Applications
Sharma, Priyamvada
Das, Bishnu Prasad
IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2020, 20 (02) : 366 - 375

← 1 2 3 4 5 →