On the Design and Analysis of Quaternary Serial and Parallel Adders

被引：1

作者：

Das, Anindya ^{[1
]}

Jahangir, Ifat ^{[1
]}

Hasan, Masud ^{[2
]}

Hossain, Shahera ^{[3
]}

机构：

[1] Bangladesh Univ Engn & Technol, Dept Elect & Elect Engn, Dhaka 1000, Bangladesh

[2] Bangladesh Univ Engn & Technol, Dept Comp Sci & Engn, Dhaka 1000, Bangladesh

[3] Kyushu Inst Technol, Dept Elect & Comp Engn, Kitakyushu, Fukuoka, Japan

来源：

TENCON 2010: 2010 IEEE REGION 10 CONFERENCE | 2010年

关键词：

Logarithmic stage adder; Quaternary fast adder; Quaternary full adder; Ripple carry adder;

D O I：

10.1109/TENCON.2010.5686045

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

Optimization techniques for decreasing the time and chip area of adder circuits have been thoroughly studied for years mostly in binary logic system. In this paper, we provide the necessary equations required to design a full adder in quaternary logic system. We provide the design of a logarithmic stage parallel adder which can compute the carries within log(2)( n) time delay for n qudits. At last, we compare the gate delays of full adder and logarithmic stage parallel adder with the help of mathematical expressions.

引用

页码：1691 / 1695

页数：5

共 50 条

[21] Design strategies for optimal hybrid final adders in a parallel multiplier
Univ of California at Davis, Davis, United States
J VLSI Signal Process, 3 (321-331):
[22] Analysis and Design of Adders for Approximate Computing
Dutt, Sunil
Nandi, Sukumar
Trivedi, Gaurav
ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS, 2018, 17 (02)
[23] Software Tool Aiding Analysis and. Design of Low-Power Parallel Prefix Adders
Brzozowski, Ireneusz
PROCEEDINGS OF THE 28TH INTERNATIONAL CONFERENCE MIXED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS (MIXDES 2021), 2021, : 141 - 146
[24] Design strategies for optimal hybrid final adders in a parallel multiplier
Stelling, PF
Oklobdzija, VG
JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 1996, 14 (03): : 321 - 331
[25] Comparative Analysis of Power Consumption of Parallel Prefix Adders
Brzozowski, Ireneusz
PROCEEDINGS OF 2020 27TH INTERNATIONAL CONFERENCE ON MIXED DESIGN OF INTEGRATED CIRCUITS AND SYSTEM (MIXDES), 2020, : 94 - 100
[26] Design of fast digit-serial adders using SFQ logic circuits
Park, Heejoung
Yamanashi, Yuki
Yoshikawa, Nobuyuki
Tanaka, Masamitsu
Fujimaki, Akira
IEICE ELECTRONICS EXPRESS, 2009, 6 (19): : 1408 - 1413
[27] Design and kinematics analysis of a novel serial-parallel kinematic machine
Hu, Bo
Li, Bo
Cui, He
PROCEEDINGS OF THE INSTITUTION OF MECHANICAL ENGINEERS PART C-JOURNAL OF MECHANICAL ENGINEERING SCIENCE, 2016, 230 (18) : 3331 - 3346
[28] Design and motion analysis of a snake robot with serial and parallel motion modes
Zhao, Yinjun
Zhao, Liqian
Tian, Yingzhong
Xi, Fengfeng
Cammarata, Alessandro
Maddio, Pietro Davide
Sinatra, Rosario
Wang, Jieyu
2024 6TH INTERNATIONAL CONFERENCE ON RECONFIGURABLE MECHANISMS AND ROBOTS, REMAR 2024, 2024, : 265 - 270
[29] Design and analysis of Single Precision Floating Point Multiplication using Karatsuba Algorithm and Parallel Prefix Adders
Gowreesrinivas, K. V.
Samundiswary, P.
2017 FOURTH INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING, COMMUNICATION AND NETWORKING (ICSCN), 2017,
[30] A comprehensive review on the VLSI design performance of different Parallel Prefix Adders
Rakesh, S.
Grace, K. S. Vijula
MATERIALS TODAY-PROCEEDINGS, 2019, 11 : 1001 - 1009

← 1 2 3 4 5 →