On the Design and Analysis of Quaternary Serial and Parallel Adders

被引：1

作者：

Das, Anindya ^{[1
]}

Jahangir, Ifat ^{[1
]}

Hasan, Masud ^{[2
]}

Hossain, Shahera ^{[3
]}

机构：

[1] Bangladesh Univ Engn & Technol, Dept Elect & Elect Engn, Dhaka 1000, Bangladesh

[2] Bangladesh Univ Engn & Technol, Dept Comp Sci & Engn, Dhaka 1000, Bangladesh

[3] Kyushu Inst Technol, Dept Elect & Comp Engn, Kitakyushu, Fukuoka, Japan

来源：

TENCON 2010: 2010 IEEE REGION 10 CONFERENCE | 2010年

关键词：

Logarithmic stage adder; Quaternary fast adder; Quaternary full adder; Ripple carry adder;

D O I：

10.1109/TENCON.2010.5686045

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

Optimization techniques for decreasing the time and chip area of adder circuits have been thoroughly studied for years mostly in binary logic system. In this paper, we provide the necessary equations required to design a full adder in quaternary logic system. We provide the design of a logarithmic stage parallel adder which can compute the carries within log(2)( n) time delay for n qudits. At last, we compare the gate delays of full adder and logarithmic stage parallel adder with the help of mathematical expressions.

引用

页码：1691 / 1695

页数：5

共 50 条

[41] Threshold logic circuit design of parallel adders using resonant tunneling devices
Pacha, C
Auer, U
Burwick, C
Glösekötter, P
Brennemann, A
Prost, W
Tegude, FJ
Goser, KF
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2000, 8 (05) : 558 - 572
[42] An efficient design for one dimensional discrete cosine transform using parallel adders
Guo, JI
ISCAS 2000: IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - PROCEEDINGS, VOL V: EMERGING TECHNOLOGIES FOR THE 21ST CENTURY, 2000, : 725 - 728
[43] A Brief Analysis of Fault-Tolerant Ripple Carry Adders with a Design for Reliable Approximate Adders
Iqbal, Asma
Chari, K. Manjunatha
PROCEEDINGS OF SECOND INTERNATIONAL CONFERENCE ON ADVANCES IN COMPUTER ENGINEERING AND COMMUNICATION SYSTEMS, ICACECS 2021, 2022, : 409 - 418
[44] Design and Analysis of Inexact Floating-Point Adders
Liu, Weiqiang
Chen, Linbin
Wang, Chenghua
O'Neill, Maire
Lombardi, Fabrizio
IEEE TRANSACTIONS ON COMPUTERS, 2016, 65 (01) : 308 - 314
[45] AxPPA: Approximate Parallel Prefix Adders
Azevedo da Rosa, Morgana Macedo
Paim, Guilherme
Leleu da Costa, Patricia Ucker
Cesar da Costa, Eduardo Antonio
Soares, Rafael, I
Bampi, Sergio
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2023, 31 (01) : 17 - 28
[46] On the study of logarithmic time parallel adders
Yeh, WC
Jen, CW
2000 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS: DESIGN AND IMPLEMENTATION, 2000, : 459 - 466
[47] An algorithmic approach for generic parallel adders
Liu, J
Zhou, S
Zhu, H
Cheng, CK
ICCAD-2003: IEEE/ACM DIGEST OF TECHNICAL PAPERS, 2003, : 734 - 740
[48] Design and Performance Analysis of a Bioelectronic Controlled Hybrid Serial-Parallel Wrist Exoskeleton
Zhang, Xueze
Wang, Minjie
Wang, Hongbo
Wang, Fuhao
Chen, Li
Mu, Wei
Wang, Junkongshuai
Kang, Xiaoyang
IEEE TRANSACTIONS ON NEURAL SYSTEMS AND REHABILITATION ENGINEERING, 2023, 31 : 2665 - 2675
[49] Parallel-Serial Robotic Manipulators: A Review of Architectures, Applications, and Methods of Design and Analysis
Antonov, Anton
MACHINES, 2024, 12 (11)
[50] On the design of SET adders
Sulieman, M
Beiu, V
NSTI NANOTECH 2004, VOL 3, TECHNICAL PROCEEDINGS, 2004, : 169 - 172

← 1 2 3 4 5 →