A development and simulation environment for a floating point operations FPGA based accelerator

被引：2

作者：

Bera, M ^{[1
]}

Danese, G ^{[1
]}

De Lotto, I ^{[1
]}

Leporati, F ^{[1
]}

Spelgatti, A ^{[1
]}

机构：

[1] Univ Pavia, Dipartimento Informat & Sistemist, INFM, Sez Pavia, I-27100 Pavia, Italy

来源：

EUROMICRO SYMPOSIUM ON DIGITAL SYSTEM DESIGN, PROCEEDINGS | 2003年

关键词：

D O I：

10.1109/DSD.2003.1231922

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

Exploiting hardware devoted to a specific application requires a proper programming support, like libraries allowing a simple interface with the device. As a complementary design, a dedicated device language might be developed to make its programming easier. In previous works [1][2] we presented the architecture of a floating point operations accelerator based on Field Programmable Gate Array (FPGA) technology. In this paper we describe the development environment which allows to write, translate and simulate instruction sequences written in a language specifically conceived and designed for that device.

引用

页码：173 / 179

页数：7

共 50 条

[31] Novel FPGA-based pipelined floating point FFT processor
Wei, Li
Jun, Wang
IEICE ELECTRONICS EXPRESS, 2010, 7 (04): : 268 - 272
[32] Design of Floating-point Operand Memory Controller based on FPGA
Li, Kejian
Li, Yang
Ke, Baozhong
Lei, Lin
PROCEEDINGS OF 2017 IEEE 2ND INFORMATION TECHNOLOGY, NETWORKING, ELECTRONIC AND AUTOMATION CONTROL CONFERENCE (ITNEC), 2017, : 792 - 796
[33] Design and Synthesis of Goldschmidt Algorithm based Floating Point Divider on FPGA
Singh, Naginder
Sasamal, Trailokya Nath
2016 INTERNATIONAL CONFERENCE ON COMMUNICATION AND SIGNAL PROCESSING (ICCSP), VOL. 1, 2016, : 1286 - 1289
[34] An Efficient Architecture for Floating Point based MISO Neural Neworks on FPGA
Laudani, Antonino
Lozito, Gabriele Maria
Fulginei, Francesco Riganti
Salvini, Alessandro
2014 UKSIM-AMSS 16TH INTERNATIONAL CONFERENCE ON COMPUTER MODELLING AND SIMULATION (UKSIM), 2014, : 12 - 17
[35] An FPGA-based floating-point Jacobi iterative solver
Morris, GR
Prasanna, VK
8TH INTERNATIONAL SYMPOSIUM ON PARALLEL ARCHITECTURES, ALGORITHMS AND NETWORKS, PROCEEDINGS, 2005, : 420 - 427
[36] FPGA-Based Accelerator Development for Non-Engineers
Uliana, David
Athanas, Peter
Kepa, Krzysztof
2014 INTERNATIONAL CONFERENCE ON RECONFIGURABLE COMPUTING AND FPGAS (RECONFIG), 2014,
[37] OpenCL-based design of an FPGA accelerator for quantum annealing simulation
Waidyasooriya, Hasitha Muthumala
Hariyama, Masanori
Miyama, Masamichi J.
Ohzeki, Masayuki
JOURNAL OF SUPERCOMPUTING, 2019, 75 (08): : 5019 - 5039
[38] An ARM-based heterogeneous FPGA accelerator for Hall thruster simulation
Noda, Hiroyuki
Orsztynowicz, Manfred
Iizuka, Kensuke
Miyajima, Takaaki
Fujita, Naoyuki
Amano, Hideharu
PROCEEDINGS OF THE 10TH INTERNATIONAL SYMPOSIUM ON HIGHLY EFFICIENT ACCELERATORS AND RECONFIGURABLE TECHNOLOGIES (HEART), 2019,
[39] Floating Point CGRA based Ultra-Low Power DSP Accelerator
Rohit Prasad
Satyajit Das
Kevin J. M. Martin
Philippe Coussy
Journal of Signal Processing Systems, 2021, 93 : 1159 - 1171
[40] OpenCL-based design of an FPGA accelerator for quantum annealing simulation
Hasitha Muthumala Waidyasooriya
Masanori Hariyama
Masamichi J. Miyama
Masayuki Ohzeki
The Journal of Supercomputing, 2019, 75 : 5019 - 5039

← 1 2 3 4 5 →