A development and simulation environment for a floating point operations FPGA based accelerator

被引：2

作者：

Bera, M ^{[1
]}

Danese, G ^{[1
]}

De Lotto, I ^{[1
]}

Leporati, F ^{[1
]}

Spelgatti, A ^{[1
]}

机构：

[1] Univ Pavia, Dipartimento Informat & Sistemist, INFM, Sez Pavia, I-27100 Pavia, Italy

来源：

EUROMICRO SYMPOSIUM ON DIGITAL SYSTEM DESIGN, PROCEEDINGS | 2003年

关键词：

D O I：

10.1109/DSD.2003.1231922

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

Exploiting hardware devoted to a specific application requires a proper programming support, like libraries allowing a simple interface with the device. As a complementary design, a dedicated device language might be developed to make its programming easier. In previous works [1][2] we presented the architecture of a floating point operations accelerator based on Field Programmable Gate Array (FPGA) technology. In this paper we describe the development environment which allows to write, translate and simulate instruction sequences written in a language specifically conceived and designed for that device.

引用

页码：173 / 179

页数：7

共 50 条

[21] FPGA Floating Point Datapath Compiler
Langhammer, Martin
VanCourt, Tom
PROCEEDINGS OF THE 2009 17TH IEEE SYMPOSIUM ON FIELD PROGRAMMABLE CUSTOM COMPUTING MACHINES, 2009, : 259 - +
[22] An FPGA implementation of the floating point addition
Souani, C
Abid, M
Tourki, R
IECON '98 - PROCEEDINGS OF THE 24TH ANNUAL CONFERENCE OF THE IEEE INDUSTRIAL ELECTRONICS SOCIETY, VOLS 1-4, 1998, : 1644 - 1648
[23] An FPGA-based kNN Seach Accelerator for point cloud registration
Wang, Chengliang
Huang, Zhetong
Ren, Ao
Zhang, Xun
2024 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, ISCAS 2024, 2024,
[24] Optimizing floating point operations in Scheme
Wong, WF
COMPUTER LANGUAGES, 1999, 25 (02): : 89 - 112
[25] Embedded Complex Floating Point Hardware Accelerator
Ghasemazar, Amin
Goli, Mehran
Afzali-Kusha, Ali
2014 27TH INTERNATIONAL CONFERENCE ON VLSI DESIGN AND 2014 13TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS (VLSID 2014), 2014, : 318 - 323
[26] Accelerating microblaze floating point operations
Kadlec, Jiri
Bartosinski, Roman
Danek, Martin
2007 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS, VOLS 1 AND 2, 2007, : 621 - 624
[27] Analysis of Floating Point Operations in Microcontrollers
Ramakrishnan, Aswin
Conrad, James M.
IEEE SOUTHEASTCON 2011: BUILDING GLOBAL ENGINEERS, 2011, : 97 - 100
[28] Hardware Implementation of a High Speed Floating Point Multiplier Based on FPGA
Gong Renxi
Zhang Shangjun
Zhang Hainan
Meng Xiaobi
Gong Wenying
Xie Lingling
Huang Yang
ICCSSE 2009: PROCEEDINGS OF 2009 4TH INTERNATIONAL CONFERENCE ON COMPUTER SCIENCE & EDUCATION, 2009, : 1902 - +
[29] Implementation of neural network hardware based on a floating point operation in an FPGA
Kim, Jeong-Seob
Jung, Seul
ICMIT 2007: MECHATRONICS, MEMS, AND SMART MATERIALS, PTS 1 AND 2, 2008, 6794
[30] Design of floating-point operation based on FPGA and it's application
Cui, Yunjuan
Chen, Baixiao
Zhang, Shouhong
2006 8TH INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING, VOLS 1-4, 2006, : 2716 - +

← 1 2 3 4 5 →