A development and simulation environment for a floating point operations FPGA based accelerator

被引：2
|
作者：
Bera, M [1 ]
Danese, G [1 ]
De Lotto, I [1 ]
Leporati, F [1 ]
Spelgatti, A [1 ]
机构：
[1] Univ Pavia, Dipartimento Informat & Sistemist, INFM, Sez Pavia, I-27100 Pavia, Italy
来源：
EUROMICRO SYMPOSIUM ON DIGITAL SYSTEM DESIGN, PROCEEDINGS | 2003年
关键词：
D O I：
10.1109/DSD.2003.1231922
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
Exploiting hardware devoted to a specific application requires a proper programming support, like libraries allowing a simple interface with the device. As a complementary design, a dedicated device language might be developed to make its programming easier. In previous works [1][2] we presented the architecture of a floating point operations accelerator based on Field Programmable Gate Array (FPGA) technology. In this paper we describe the development environment which allows to write, translate and simulate instruction sequences written in a language specifically conceived and designed for that device.
引用
收藏
页码：173 / 179
页数：7
相关论文
共 50 条
  • [1] An accelerator for double precision floating point operations
    Danese, G
    De Lotto, I
    Leporati, F
    Scaricabarozzi, M
    Spelgatti, A
    ELEVENTH EUROMICRO CONFERENCE ON PARALLEL, DISTRIBUTED AND NETWORK-BASED PROCESSING, PROCEEDINGS, 2003, : 57 - 63
  • [2] Parameterisable floating-point operations on FPGA
    Lee, B
    Burgess, N
    THIRTY-SIXTH ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS & COMPUTERS - CONFERENCE RECORD, VOLS 1 AND 2, CONFERENCE RECORD, 2002, : 1064 - 1068
  • [3] FPGA accelerator for floating-point matrix multiplication
    Jovanovic, Z.
    Milutinovic, V.
    IET COMPUTERS AND DIGITAL TECHNIQUES, 2012, 6 (04): : 249 - 256
  • [4] A Block-Floating-Point Arithmetic Based FPGA Accelerator for Convolutional Neural Networks
    Zhang, Heshan
    Liu, Zhenyu
    Zhang, Guanwen
    Dai, Jiwu
    Lian, Xiaocong
    Zhou, Wei
    Ji, Xiangyang
    2019 7TH IEEE GLOBAL CONFERENCE ON SIGNAL AND INFORMATION PROCESSING (IEEE GLOBALSIP), 2019,
  • [5] Floating-point accelerator for biometric recognition on FPGA embedded systems
    Canto-Navarro, E.
    Lopez-Garcia, M.
    Ramos-Lara, R.
    JOURNAL OF PARALLEL AND DISTRIBUTED COMPUTING, 2018, 112 : 20 - 34
  • [6] Performance Evaluation of Floating Point Differential Evolution Hardware Accelerator on FPGA
    Peesapati, Rangababu
    Anumandla, Kiran Kumar
    Sabat, Samrat. L.
    PROCEEDINGS OF THE 2016 IEEE REGION 10 CONFERENCE (TENCON), 2016, : 3173 - 3178
  • [7] Optimizing FPGA-Based DNN Accelerator With Shared Exponential Floating-Point Format
    Zhao, Wenzhe
    Dang, Qiwei
    Xia, Tian
    Zhang, Jingming
    Zheng, Nanning
    Ren, Pengju
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2023, 70 (11) : 4478 - 4491
  • [8] Configurable Floating-Point FFT Accelerator on FPGA Based Multiple-Rotation CORDIC
    Chen Jiyang
    Lei Yuanwu
    Peng Yuanxi
    He Tingting
    Deng Ziye
    CHINESE JOURNAL OF ELECTRONICS, 2016, 25 (06) : 1063 - 1070
  • [9] Configurable Floating-Point FFT Accelerator on FPGA Based Multiple-Rotation CORDIC
    CHEN Jiyang
    LEI Yuanwu
    PENG Yuanxi
    HE Tingting
    DENG Ziye
    Chinese Journal of Electronics, 2016, 25 (06) : 1063 - 1070
  • [10] FPGA based accelerator for functional simulation
    Wageeh, MN
    Wahba, AM
    Salem, AM
    Sheirah, MA
    2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 5, PROCEEDINGS, 2004, : 317 - 320
12345