2-transistor, 1.5-gate redundancy technology for color TFT-LCDs

被引:0
|
作者
Kawada, T [1 ]
Nakajima, H [1 ]
Kohda, S [1 ]
Sakai, S [1 ]
机构
[1] NIPPON TELEGRAPH & TEL PUBL CORP, MUSASHINO ELECT COMMUN LAB, MUSASHINO, TOKYO 180, JAPAN
关键词
TFT-LCD; duplication redundancy; automatic defect tolerance; active matrix;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper proposes a new duplication redundancy technology, 2 Transistors for 1.5 Gates, that is capable of automatic defect tolerance, so making large, high-resolution, color TFT-LCD panel fabrication both easy and economical. This redundancy technology with automatic defect tolerant capability has a low hardware overhead and is very capable of compensating for open circuit defects in a large active-matrix panel. This technology was confirmed by fabricating a 9.5-inch color TFT-LCD panel with 640x480 pixels (960x960 dots). This panel showed excellent display performance and produced pictures without defects. The yield improvement effect of this technology was also confirmed by calculation based on the Boltzmann statistics model. Consequently, this technology is clearly seen to have a yield improvement effect equal to defect density reduction of about one order, compared to non redundancy. This technology drastically reduces dot and line defects, enabling fabrication of large, high-resolution, color TFT-LCD panels at a relatively low cost.
引用
收藏
页码:1083 / 1090
页数:8
相关论文
共 50 条
  • [41] Investigation of the Electrical Properties of Double-Gate Dual-Active-Layer (DG-DAL) Thin-Film Transistor (TFT) with HfO2|La2O3|HfO2 (HLH) Sandwich Gate Dielectrics
    L. Ramesh
    S. Moparthi
    P. K. Tiwari
    V. R. Samoju
    G. K. Saramekala
    Semiconductors, 2020, 54 : 1290 - 1295
  • [42] Device and Circuit Analysis of Double Gate Field Effect Transistor with Mono-Layer WS2-Channel at Sub-2 nm Technology Node
    Park, Jihun
    Ra, Changho
    Lim, Jaewon
    Jeon, Jongwook
    NANOMATERIALS, 2022, 12 (13)
  • [43] Preparation of the SnO2 gate pH-sensitive ion sensitive field-effect transistor by the sol-gel technology and its temperature effect
    Chou, JC
    Wang, YF
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS, 2002, 41 (10): : 5941 - 5944
  • [44] Double raised source/drain transistor with 50 nm gate length on 17 nm UTF-SOI for 1.1 μm2 embedded SRAM technology
    Oh, CB
    Oh, MH
    Kang, HS
    Park, CH
    Oh, BJ
    Kim, YH
    Rhee, HS
    Kim, YW
    Suh, KP
    2003 IEEE INTERNATIONAL ELECTRON DEVICES MEETING, TECHNICAL DIGEST, 2003, : 31 - 34
  • [45] Bootstrapped Ring Oscillator with Propagation Delay Time below 1.0 nsec/stage by Standard 0.5μm Bottom-Gate Amorphous Ga2O3-In2O3-ZnO TFT Technology
    Yin, Huaxiang
    Kim, Sunil
    Kim, Chang Jung
    Park, Jae Chul
    Song, Ihun
    Kim, Sang-Wook
    Lee, Sung-Hoon
    Park, Youngsoo
    IEEE INTERNATIONAL ELECTRON DEVICES MEETING 2008, TECHNICAL DIGEST, 2008, : 81 - 84
  • [46] SnO2 Separative Structure Extended Gate H+-Ion Sensitive Field Effect Transistor by the Sol-Gel Technology and the Readout Circuit Developed by Source Follower
    Chou, Jung-Chuan
    Kwan, Pik-Kwan
    Chen, Zhi-Jie
    Chou, J.-C. (Choujc@pine.yuntech.edu.tw), 1600, Japan Society of Applied Physics (42): : 6790 - 6794
  • [47] SnO2 separative structure extended gate H+-ion sensitive field effect transistor by the sol-gel technology and the readout circuit developed by source follower
    Chou, JC
    Kwan, PK
    Chen, ZJ
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 2003, 42 (11): : 6790 - 6794
  • [48] Highly scalable and reliable 2-bit/cell SONOS memory transistor beyond 50nm NVM technology using outer sidewall spacer scheme with damascene gate process
    Choi, BY
    Park, BG
    Lee, YK
    Sung, SK
    Kim, TY
    Cho, ES
    Cho, HJ
    Oh, CW
    Kim, SH
    Kim, DW
    Lee, CH
    Park, D
    2005 Symposium on VLSI Technology, Digest of Technical Papers, 2005, : 118 - 119
  • [49] A highly symmetrical 10 transistor 2-read/write dual-port static random access memory bitcell design in 28 nm high-k/metal-gate planar bulk CMOS technology
    Ishii, Yuichiro
    Tanaka, Miki
    Yabuuchi, Makoto
    Sawada, Yohei
    Tanaka, Shinji
    Nii, Koji
    Lu, Tien Yu
    Huang, Chun Hsien
    Chen, Shou Sian
    Kuo, Yu Tse
    Lung, Ching Cheng
    Cheng, Osbert
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2018, 57 (04)
  • [50] Technology of ferroelectric thin-film formation with large coercive field on amorphous SiO2 by ion-bombardment-assisted sputtering and oxygen radical treatment for future scaling down of ferroelectric gate field-effect transistor memory device
    Takahashi, Ichirou
    Hirayama, Masaki
    Sugawa, Shigetoshi
    Ohmi, Tadahiro
    Japanese Journal of Applied Physics, Part 1: Regular Papers and Short Notes and Review Papers, 2007, 46 (4 B): : 2205 - 2210