AIMR: An Adaptive Page Management Policy for Hybrid Memory Architecture with NVM and DRAM

被引:5
|
作者
Sun, Zhiwen [1 ]
Jia, Zhiping [1 ]
Cai, Xiaojun [1 ]
Zhang, Zhiyong [1 ]
Ju, Lei [1 ]
机构
[1] Shandong Univ, Sch Comp Sci & Technol, Jinan, Lixia, Peoples R China
关键词
PHASE-CHANGE MEMORY; ENERGY-EFFICIENT;
D O I
10.1109/HPCC-CSS-ICESS.2015.179
中图分类号
TP31 [计算机软件];
学科分类号
081202 ; 0835 ;
摘要
The last few years have witnessed the emergence of Non-Volatile Memories (NVMs), which are actively pursued as scalable substitutes for traditional DRAM-based main memory due to higher scalability and lower leakage power. However, current NVM technologies also exhibit potential drawbacks including lower endurance, higher dynamic power, and longer write latency. Recent studies show that hybrid memory architectures involving NVM and DRAM are able to effectively utilize the merits of both memory devices. However, allocating write-intensive pages to NVM can still greatly impeding the performance of the overall memory system. In this paper, we provide an adaptive page management policy called AIMR (Adaptive page Insertion, Migration, and Replacement) for hybrid memory architecture. The main objective of our scheme is to ensure DRAM absorbs most memory writes while maintaining a high performance of the overall system. Specifically, we use both "recency" and "frequency" features to estimate the future memory access patterns and then carefully insert, migrate, and replace pages in the hybrid memory without setting any additional user-defined parameters. Experimental results show that AIMR can achieve average NVM write count, memory access latency, and memory energy consumption reduction by 19.3%, 45.8% and 27.8%, respectively compared with the existing page management policies under hybrid memory architecture.
引用
下载
收藏
页码:284 / 289
页数:6
相关论文
共 50 条
  • [21] A Multi-hashing Index for hybrid DRAM-NVM memory systems
    Li, Yong
    Zeng, Lingfang
    Chen, Guang
    Gu, Chunhua
    Luo, Fei
    Ding, Weichao
    Shi, Zhan
    Fuentes, Joel
    JOURNAL OF SYSTEMS ARCHITECTURE, 2022, 128
  • [22] Symbiotic HW Cache and SW DTLB Prefetching for DRAM/NVM Hybrid Memory
    Paul, Onkar
    Mueller, Frank
    Ionkov, Latchesar
    Lee, Jason
    Lang, Michael
    2020 IEEE 28TH INTERNATIONAL SYMPOSIUM ON MODELING, ANALYSIS, AND SIMULATION OF COMPUTER AND TELECOMMUNICATION SYSTEMS (MASCOTS 2020), 2020, : 111 - 118
  • [23] MT2: Memory Bandwidth Regulation on Hybrid NVM/DRAM Platforms
    Yi, Jifei
    Dong, Benchao
    Dong, Mingkai
    Tong, Ruizhe
    Chen, Haibo
    PROCEEDINGS OF THE 20TH USENIX CONFERENCE ON FILE AND STORAGE TECHNOLOGIES, FAST 2022, 2022, : 199 - 215
  • [24] Adaptive-Classification CLOCK: Page replacement policy based on read/write access pattern for hybrid DRAM and PCM main memory
    Kim, Sungho
    Hwang, Sang-Ho
    Kwak, Jong Wook
    MICROPROCESSORS AND MICROSYSTEMS, 2018, 57 : 65 - 75
  • [25] Vehicle data management with specific wear-levelling and fault tolerance for hybrid DRAM-NVM memory
    Zhan, Jinyu
    Yang, Junhuan
    Jiang, Wei
    Sun, Yufang
    Li, Yixin
    JOURNAL OF SYSTEMS ARCHITECTURE, 2019, 98 : 259 - 270
  • [26] An Optimal Page-Level Power Management Strategy in PCM-DRAM Hybrid Memory
    Zhang, Jinbao
    Liao, Xiaofei
    Jin, Hai
    Liu, Dong
    Lin, Li
    Zhao, Kao
    INTERNATIONAL JOURNAL OF PARALLEL PROGRAMMING, 2017, 45 (01) : 4 - 16
  • [27] Page Policy Control with Memory Partitioning for DRAM Performance and Power Efficiency
    Xie, Mingli
    Tong, Dong
    Feng, Yi
    Huang, Kan
    Cheng, Xu
    2013 IEEE INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN (ISLPED), 2013, : 298 - 303
  • [28] M-CLOCK: Migration-optimized Page Replacement Algorithm for Hybrid DRAM and PCM Memory Architecture
    Lee, Minho
    Kang, Dong Hyun
    Kim, Junghoon
    Eom, Young Ik
    30TH ANNUAL ACM SYMPOSIUM ON APPLIED COMPUTING, VOLS I AND II, 2015, : 2001 - 2006
  • [29] Fine-Grained Data Management for DRAM/SSD Hybrid Main Memory Architecture
    Wang, Liyu
    Wang, Qiang
    Chen, Lan
    Hao, Xiaoran
    IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2016, E99D (12): : 3172 - 3176
  • [30] Q-Selector-Based Prefetching Method for DRAM/NVM Hybrid Main Memory System
    Kim, Jeong-Geun
    Kim, Shin-Dug
    Yoon, Su-Kyung
    ELECTRONICS, 2020, 9 (12) : 1 - 14