AIMR: An Adaptive Page Management Policy for Hybrid Memory Architecture with NVM and DRAM

被引:5
|
作者
Sun, Zhiwen [1 ]
Jia, Zhiping [1 ]
Cai, Xiaojun [1 ]
Zhang, Zhiyong [1 ]
Ju, Lei [1 ]
机构
[1] Shandong Univ, Sch Comp Sci & Technol, Jinan, Lixia, Peoples R China
关键词
PHASE-CHANGE MEMORY; ENERGY-EFFICIENT;
D O I
10.1109/HPCC-CSS-ICESS.2015.179
中图分类号
TP31 [计算机软件];
学科分类号
081202 ; 0835 ;
摘要
The last few years have witnessed the emergence of Non-Volatile Memories (NVMs), which are actively pursued as scalable substitutes for traditional DRAM-based main memory due to higher scalability and lower leakage power. However, current NVM technologies also exhibit potential drawbacks including lower endurance, higher dynamic power, and longer write latency. Recent studies show that hybrid memory architectures involving NVM and DRAM are able to effectively utilize the merits of both memory devices. However, allocating write-intensive pages to NVM can still greatly impeding the performance of the overall memory system. In this paper, we provide an adaptive page management policy called AIMR (Adaptive page Insertion, Migration, and Replacement) for hybrid memory architecture. The main objective of our scheme is to ensure DRAM absorbs most memory writes while maintaining a high performance of the overall system. Specifically, we use both "recency" and "frequency" features to estimate the future memory access patterns and then carefully insert, migrate, and replace pages in the hybrid memory without setting any additional user-defined parameters. Experimental results show that AIMR can achieve average NVM write count, memory access latency, and memory energy consumption reduction by 19.3%, 45.8% and 27.8%, respectively compared with the existing page management policies under hybrid memory architecture.
引用
收藏
页码:284 / 289
页数:6
相关论文
共 50 条
  • [41] HDNH: a read-efficient and write-optimized hashing scheme for hybrid DRAM-NVM memory
    Zhu, Junhao
    Huang, Kaixin
    Zou, Xiaomin
    Huang, Chenglong
    Xu, Nuo
    Fang, Liang
    50TH INTERNATIONAL CONFERENCE ON PARALLEL PROCESSING, 2021,
  • [42] BF-Join: An Efficient Hash Join Algorithm for DRAM-NVM-Based Hybrid Memory Systems
    Yang, Liu
    Jin, Peiquan
    Wan, Shouhong
    2019 IEEE INTL CONF ON PARALLEL & DISTRIBUTED PROCESSING WITH APPLICATIONS, BIG DATA & CLOUD COMPUTING, SUSTAINABLE COMPUTING & COMMUNICATIONS, SOCIAL COMPUTING & NETWORKING (ISPA/BDCLOUD/SOCIALCOM/SUSTAINCOM 2019), 2019, : 875 - 882
  • [43] Online Management of Hybrid DRAM-NVMM Memory for HPC
    Salkhordeh, Reza
    Brinkmann, Andre
    2019 IEEE 26TH INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING, DATA, AND ANALYTICS (HIPC), 2019, : 277 - 289
  • [44] A Feasibility Study of Hybrid DRAM and Flash Memory Management Unit
    Kawata, Hirotaka
    Oikawa, Shuichi
    2014 IIAI 3RD INTERNATIONAL CONFERENCE ON ADVANCED APPLIED INFORMATICS (IIAI-AAI 2014), 2014, : 694 - 698
  • [45] Adaptive replacement policy for hybrid cache architecture
    Choi, Ju-Hee
    Park, Gi-Ho
    IEICE ELECTRONICS EXPRESS, 2014, 11 (22):
  • [46] ASCOMA: An adaptive hybrid shared memory architecture
    Kuo, CC
    Carter, J
    Kuramkote, R
    Swanson, M
    1998 INTERNATIONAL CONFERENCE ON PARALLEL PROCESSING - PROCEEDINGS, 1998, : 207 - 216
  • [47] Inexpensive HMC plus DRAM Hybrid Main Memory Architecture with LRU-based Data Distribution Management
    Zhou, Ying
    Zhang, Lin
    Niu, Shuang
    Zhao, Shulin
    PROCEEDINGS OF THE 2016 INTERNATIONAL CONFERENCE ON ARTIFICIAL INTELLIGENCE: TECHNOLOGIES AND APPLICATIONS, 2016, 127
  • [48] Mini-Rank: Adaptive DRAM Architecture for Improving Memory Power Efficiency
    Zheng, Hongzhong
    Lin, Jiang
    Zhang, Zhao
    Gorbatov, Eugene
    David, Howard
    Zhu, Zhichun
    2008 PROCEEDINGS OF THE 41ST ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE: MICRO-41, 2008, : 210 - +
  • [49] Segment and Conflict Aware Page Allocation and Migration in DRAM-PCM Hybrid Main Memory
    Khouzani, Hoda Aghaei
    Hosseini, Fateme S.
    Yang, Chengmo
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2017, 36 (09) : 1458 - 1470
  • [50] Memory Access Algorithm for Low Energy CPU/GPU Heterogeneous Systems With Hybrid DAM/NVM Memory Architecture
    Chien, Tsai-Kan
    Chiou, Lih-Yih
    Cheng, Chieh-Wen
    Sheu, Shyh-Shyuan
    Wang, Pei-Hua
    Tsai, Ming-Jinn
    Wu, Chih-I
    2016 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS), 2016, : 461 - 464