AIMR: An Adaptive Page Management Policy for Hybrid Memory Architecture with NVM and DRAM

被引:5
|
作者
Sun, Zhiwen [1 ]
Jia, Zhiping [1 ]
Cai, Xiaojun [1 ]
Zhang, Zhiyong [1 ]
Ju, Lei [1 ]
机构
[1] Shandong Univ, Sch Comp Sci & Technol, Jinan, Lixia, Peoples R China
关键词
PHASE-CHANGE MEMORY; ENERGY-EFFICIENT;
D O I
10.1109/HPCC-CSS-ICESS.2015.179
中图分类号
TP31 [计算机软件];
学科分类号
081202 ; 0835 ;
摘要
The last few years have witnessed the emergence of Non-Volatile Memories (NVMs), which are actively pursued as scalable substitutes for traditional DRAM-based main memory due to higher scalability and lower leakage power. However, current NVM technologies also exhibit potential drawbacks including lower endurance, higher dynamic power, and longer write latency. Recent studies show that hybrid memory architectures involving NVM and DRAM are able to effectively utilize the merits of both memory devices. However, allocating write-intensive pages to NVM can still greatly impeding the performance of the overall memory system. In this paper, we provide an adaptive page management policy called AIMR (Adaptive page Insertion, Migration, and Replacement) for hybrid memory architecture. The main objective of our scheme is to ensure DRAM absorbs most memory writes while maintaining a high performance of the overall system. Specifically, we use both "recency" and "frequency" features to estimate the future memory access patterns and then carefully insert, migrate, and replace pages in the hybrid memory without setting any additional user-defined parameters. Experimental results show that AIMR can achieve average NVM write count, memory access latency, and memory energy consumption reduction by 19.3%, 45.8% and 27.8%, respectively compared with the existing page management policies under hybrid memory architecture.
引用
下载
收藏
页码:284 / 289
页数:6
相关论文
共 50 条
  • [31] HiKV: A Hybrid Index Key-Value Store for DRAM-NVM Memory Systems
    Xia, Fei
    Jiang, Dejun
    Xiong, Jin
    Sun, Ninghui
    2017 USENIX ANNUAL TECHNICAL CONFERENCE (USENIX ATC '17), 2017, : 349 - 362
  • [32] HATree: A Hotness-Aware Tree Index with In-Node Hotspot Cache for NVM/DRAM-Based Hybrid Memory Architecture
    Liu, Gaocong
    Luo, Yongping
    Jin, Peiquan
    DATABASE SYSTEMS FOR ADVANCED APPLICATIONS, DASFAA 2022, PT I, 2022, : 560 - 568
  • [33] Towards the Design of Efficient TCN-based Prefetcher for Hybrid NVM-DRAM Memory
    Tan, Yujuan
    Zhang, Zhichao
    Ma, Zhulin
    Zhou, Yanlin
    Liu, Duo
    2022 INTERNATIONAL JOINT CONFERENCE ON NEURAL NETWORKS (IJCNN), 2022,
  • [34] A Case Study of a DRAM-NVM Hybrid Memory Allocator for Key-Value Stores
    Kim, Minjae
    Kim, Bryan S.
    Lee, Eunji
    Lee, Sungjin
    IEEE COMPUTER ARCHITECTURE LETTERS, 2022, 21 (02) : 81 - 84
  • [35] HASDH: A Hotspot-Aware and Scalable Dynamic Hashing for Hybrid DRAM-NVM Memory
    Li, Zhengtao
    Tan, Zhipeng
    Chen, Jianxi
    2021 IEEE 39TH INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD 2021), 2021, : 154 - 161
  • [36] A Buffer Cache Architecture for Smartphones with Hybrid DRAM/PCM Memory
    Lin, Ye-Jyun
    Yang, Chia-Lin
    Li, Hsiang-Pang
    Wang, Cheng-Yuan Michael
    2015 IEEE NON-VOLATILE MEMORY SYSTEMS AND APPLICATIONS SYMPOSIUM (NVMSA), 2015,
  • [37] Memory Management Methodology for Application Data Structure Refinement and Placement on Heterogeneous DRAM/NVM Systems
    Katsaragakis, Manolis
    Papadopoulos, Lazaros
    Baloukas, Christos
    Soudris, Dimitrios
    PROCEEDINGS OF THE 2022 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE 2022), 2022, : 748 - 753
  • [38] Energy-Aware Page Replacement for NVM-based Hybrid Main Memory System
    Zhang, Yiming
    Zhan, Jinyu
    Yang, Junhuan
    Jiang, Wei
    Li, Lin
    Li, Yixin
    2017 IEEE 23RD INTERNATIONAL CONFERENCE ON EMBEDDED AND REAL-TIME COMPUTING SYSTEMS AND APPLICATIONS (RTCSA), 2017,
  • [39] A Cost-effective and Energy-efficient Architecture for Die-stacked DRAM/NVM Memory Systems
    Guo, Yuhua
    Xiao, Weijun
    Liu, Qing
    He, Xubin
    2018 IEEE 37TH INTERNATIONAL PERFORMANCE COMPUTING AND COMMUNICATIONS CONFERENCE (IPCCC), 2018,
  • [40] HAIMA: A Hybrid SRAM and DRAM Accelerator-in-Memory Architecture for Transformer
    Ding, Yan
    Liu, Chubo
    Duan, Mingxing
    Chang, Wanli
    Le, Keqin
    Li, Kenli
    2023 60TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, DAC, 2023,