Adaptive-Classification CLOCK: Page replacement policy based on read/write access pattern for hybrid DRAM and PCM main memory

被引:14
|
作者
Kim, Sungho [1 ]
Hwang, Sang-Ho [2 ]
Kwak, Jong Wook [1 ]
机构
[1] Yeungnam Univ, Dept Comp Engn, Gyongsan, South Korea
[2] Daegu Gyeongbuk Inst Sci & Technol, Daegu, South Korea
基金
新加坡国家研究基金会;
关键词
Hybrid main memory; Phase change memory; Non-volatile memory; AC-CLOCK; CLOCK; Read/write access pattern; PHASE-CHANGE MEMORY; ALGORITHM; CACHE;
D O I
10.1016/j.micpro.2018.01.003
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Phase change memory (PCM) has emerged as a new main memory in embedded systems because of its attractive characteristics, which include a lower static power, higher density, byte-addressability, and non-volatility. Although PCM has various advantages, it has a longer write latency than dynamic random access memory (DRAM) and limits the write endurance in each cell. Recently, a hybrid main memory was designed that combined DRAM and PCM. In particular, the page replacement policy in this hybrid main memory has been one of the major areas of study. The previous page replacement policies had three problems when used in embedded systems: the allocation policy, read/write access pattern identification, and migration policy. This paper proposes the adaptive-classification CLOCK (AC-CLOCK) page replacement policy for the hybrid main memory of an embedded system. AC-CLOCK measures the read/write access patterns of application programs and reduces the number of write operations in PCM by tracing these patterns. In addition, it reduces the number of unnecessary page migrations from PCM to DRAM by tracking the detailed access patterns such as write intensive pages or read intensive pages. In our experiments, AC-CLOCK reduced the number of write operations in PCM by 57.87% on average and outperformed the hit ratio of write operations in the DRAM by 9.47% on average, compared with CLOCK, CLOCK-Pro, and CLOCK-DWF. Moreover, AC-CLOCK reduced the energy delay product (EDP) by 23.25% on average, compared with the previous techniques.
引用
收藏
页码:65 / 75
页数:11
相关论文
共 13 条
  • [1] CLOCK-DWF: A Write-History-Aware Page Replacement Algorithm for Hybrid PCM and DRAM Memory Architectures
    Lee, Soyoon
    Bahn, Hyokyung
    Noh, Sam H.
    [J]. IEEE TRANSACTIONS ON COMPUTERS, 2014, 63 (09) : 2187 - 2200
  • [2] A Novel Page Caching Policy for PCM and DRAM of Hybrid Memory Architecture
    Cai, Xiaojun
    Ju, Lei
    Zhao, Mengying
    Sun, Zhiwen
    Jia, Zhiping
    [J]. 2016 13TH INTERNATIONAL CONFERENCE ON EMBEDDED SOFTWARE AND SYSTEMS (ICESS) - PROCEEDINGS, 2016, : 67 - 73
  • [3] M-CLOCK: Migration-optimized Page Replacement Algorithm for Hybrid DRAM and PCM Memory Architecture
    Lee, Minho
    Kang, Dong Hyun
    Kim, Junghoon
    Eom, Young Ik
    [J]. 30TH ANNUAL ACM SYMPOSIUM ON APPLIED COMPUTING, VOLS I AND II, 2015, : 2001 - 2006
  • [4] Exploiting page write pattern for power management of hybrid DRAM/PRAM memory system
    School of Computer Science and Information Engineering, Zhejiang Gongshang University, Hangzhou
    310018, China
    不详
    310027, China
    [J]. J. Inf. Sci. Eng., 5 (1633-1646):
  • [5] Exploiting Page Write Pattern for Power Management of Hybrid DRAM/PRAM Memory System
    Zhang, Tiefei
    Xing, Jianguo
    Zhu, Jixiang
    Chen, Tianzhou
    [J]. JOURNAL OF INFORMATION SCIENCE AND ENGINEERING, 2015, 31 (05) : 1633 - 1646
  • [6] Segment and Conflict Aware Page Allocation and Migration in DRAM-PCM Hybrid Main Memory
    Khouzani, Hoda Aghaei
    Hosseini, Fateme S.
    Yang, Chengmo
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2017, 36 (09) : 1458 - 1470
  • [7] AIMR: An Adaptive Page Management Policy for Hybrid Memory Architecture with NVM and DRAM
    Sun, Zhiwen
    Jia, Zhiping
    Cai, Xiaojun
    Zhang, Zhiyong
    Ju, Lei
    [J]. 2015 IEEE 17TH INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING AND COMMUNICATIONS, 2015 IEEE 7TH INTERNATIONAL SYMPOSIUM ON CYBERSPACE SAFETY AND SECURITY, AND 2015 IEEE 12TH INTERNATIONAL CONFERENCE ON EMBEDDED SOFTWARE AND SYSTEMS (ICESS), 2015, : 284 - 289
  • [8] Improving Performance and Lifetime of DRAM-PCM Hybrid Main Memory through a Proactive Page Allocation Strategy
    Khouzani, Hoda Aghaei
    Yang, Chengmo
    Hu, Jingtong
    [J]. 2015 20TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2015, : 508 - 513
  • [9] Dynamic Adaptive Replacement Policy in Shared Last-Level Cache of DRAM/PCM Hybrid Memory for Big Data Storage
    Jia, Gangyong
    Han, Guangjie
    Jiang, Jinfang
    Liu, Li
    [J]. IEEE TRANSACTIONS ON INDUSTRIAL INFORMATICS, 2017, 13 (04) : 1951 - 1960
  • [10] TA-CLOCK: Tendency-Aware Page Replacement Policy for Hybrid Main Memory in High-Performance Embedded Systems
    Choi, Jun Hyeong
    Kim, Kyung Min
    Kwak, Jong Wook
    [J]. ELECTRONICS, 2021, 10 (09)