Exploiting page write pattern for power management of hybrid DRAM/PRAM memory system

被引：0
|
作者：
School of Computer Science and Information Engineering, Zhejiang Gongshang University, Hangzhou [1 ]
310018, China
不详 [2 ]
310027, China
机构：
来源：
J. Inf. Sci. Eng. | / 5卷 / 1633-1646期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
22
引用
收藏
相关论文
共 50 条
  • [1] Exploiting Page Write Pattern for Power Management of Hybrid DRAM/PRAM Memory System
    Zhang, Tiefei
    Xing, Jianguo
    Zhu, Jixiang
    Chen, Tianzhou
    [J]. JOURNAL OF INFORMATION SCIENCE AND ENGINEERING, 2015, 31 (05) : 1633 - 1646
  • [2] Power Management of Hybrid DRAM/PRAM-Based Main Memory
    Park, Hyunsun
    Yoo, Sungjoo
    Lee, Sunggu
    [J]. PROCEEDINGS OF THE 48TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2011, : 59 - 64
  • [3] PDRAM: A Hybrid PRAM and DRAM Main Memory System
    Dhiman, Gaurav
    Ayoub, Raid
    Rosing, Tajana
    [J]. DAC: 2009 46TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2009, : 664 - 669
  • [4] An Optimal Page-Level Power Management Strategy in PCM–DRAM Hybrid Memory
    Jinbao Zhang
    Xiaofei Liao
    Hai Jin
    Dong Liu
    Li Lin
    Kao Zhao
    [J]. International Journal of Parallel Programming, 2017, 45 : 4 - 16
  • [5] An Optimal Page-Level Power Management Strategy in PCM-DRAM Hybrid Memory
    Zhang, Jinbao
    Liao, Xiaofei
    Jin, Hai
    Liu, Dong
    Lin, Li
    Zhao, Kao
    [J]. INTERNATIONAL JOURNAL OF PARALLEL PROGRAMMING, 2017, 45 (01) : 4 - 16
  • [6] Power-Aware Variable Partitioning for DSPs with Hybrid PRAM and DRAM Main Memory
    Liu, Tiantian
    Zhao, Yingchao
    Xue, Chun Jason
    Li, Minming
    [J]. PROCEEDINGS OF THE 48TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2011, : 405 - 410
  • [7] Power-Aware Variable Partitioning for DSPs With Hybrid PRAM and DRAM Main Memory
    Liu, Tiantian
    Zhao, Yingchao
    Xue, Chun Jason
    Li, Minming
    [J]. IEEE TRANSACTIONS ON SIGNAL PROCESSING, 2013, 61 (14) : 3509 - 3520
  • [8] Adaptive-Classification CLOCK: Page replacement policy based on read/write access pattern for hybrid DRAM and PCM main memory
    Kim, Sungho
    Hwang, Sang-Ho
    Kwak, Jong Wook
    [J]. MICROPROCESSORS AND MICROSYSTEMS, 2018, 57 : 65 - 75
  • [9] Exploiting OS-Level Memory Offlining for DRAM Power Management
    Lee, Seunghak
    Kim, Nam Sung
    Kim, Daehoon
    [J]. IEEE COMPUTER ARCHITECTURE LETTERS, 2019, 18 (02) : 141 - 144
  • [10] AIMR: An Adaptive Page Management Policy for Hybrid Memory Architecture with NVM and DRAM
    Sun, Zhiwen
    Jia, Zhiping
    Cai, Xiaojun
    Zhang, Zhiyong
    Ju, Lei
    [J]. 2015 IEEE 17TH INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING AND COMMUNICATIONS, 2015 IEEE 7TH INTERNATIONAL SYMPOSIUM ON CYBERSPACE SAFETY AND SECURITY, AND 2015 IEEE 12TH INTERNATIONAL CONFERENCE ON EMBEDDED SOFTWARE AND SYSTEMS (ICESS), 2015, : 284 - 289
12345