Exploiting OS-Level Memory Offlining for DRAM Power Management

被引:3
|
作者
Lee, Seunghak [1 ]
Kim, Nam Sung [2 ]
Kim, Daehoon [1 ]
机构
[1] DGIST, Dept Informat & Commun Engn, Daegu 42988, South Korea
[2] Univ Illinois, Dept Elect & Comp Engn, Urbana, IL 61820 USA
基金
新加坡国家研究基金会;
关键词
Random access memory; Memory management; Energy consumption; Hardware; Software; Linux; DRAM; memory offlining; power management;
D O I
10.1109/LCA.2019.2942914
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Power and energy consumed by main memory systems in data-center servers have increased as the DRAM capacity and bandwidth increase. Particularly, background power accounts for a considerable fraction of the total DRAM power consumption; the fraction will increase further in the near future, especially when slowing-down technology scaling forces us to provide necessary DRAM capacity through plugging in more DRAM modules or stacking more DRAM chips in a DRAM package. Although current DRAM architecture supports low power states at rank granularity that turn off some components during idle periods, techniques to exploit memory-level parallelism make the rank-granularity power state become ineffective. Furthermore, the long wake-up latency is one of obstacles to adopting aggressive power management (PM) with deep power-down states. By tackling the limitations, we propose OffDIMM that is a software-assisted DRAM PM collaborating with the OS-level memory onlining/offlining. OffDIMM maps a memory block in the address space of the OS to a subarray group or groups of DRAM, and sets a deep power-down state for the subarray group when offlining the block. Through the dynamic OS-level memory onlining/offlining based on the current memory usage, our experimental results show OffDIMM reduces background power by 24 percent on average without notable performance overheads.
引用
收藏
页码:141 / 144
页数:4
相关论文
共 50 条
  • [1] OS-level Implications of Using DRAM Caches in Memory Disaggregation
    Gao, Bin
    Tee, Hao-Wei
    Sanaee, Alireza
    Jun, Soh Boon
    Jevdjic, Djordje
    2022 IEEE INTERNATIONAL SYMPOSIUM ON PERFORMANCE ANALYSIS OF SYSTEMS AND SOFTWARE (ISPASS 2022), 2022, : 153 - 155
  • [2] Koala A Platform for OS-Level Power Management
    Snowdon, David C.
    Le Sueur, Etienne
    Petters, Stefan M.
    Heiser, Gernot
    EUROSYS'09: PROCEEDINGS OF THE FOURTH EUROSYS CONFERENCE, 2009, : 289 - 302
  • [3] An OS-level Data Distribution Method in DRAM-PCM Hybrid Memory
    Zhang, Hongbin
    Fan, Jie
    Shu, Jiwu
    ADVANCED COMPUTER ARCHITECTURE, ACA 2016, 2016, 626 : 1 - 14
  • [4] Automated OS-level Device Runtime Power Management
    Xu, Chao
    Lin, Felix Xiaozhu
    Wang, Yuyang
    Zhong, Lin
    ACM SIGPLAN NOTICES, 2015, 50 (04) : 239 - 252
  • [5] Exploiting OS-level mechanisms to implement mobile code security
    Felmetsger, V
    Vigna, G
    ICECCS 2005: 10TH IEEE INTERNATIONAL CONFERENCE ON ENGINEERING OF COMPLEX COMPUTER SYSTEMS, PROCEEDINGS, 2005, : 234 - 243
  • [6] Performance evaluation of memory management configurations in linux for an OS-level design space exploration
    Park, Sangsoo
    Shin, Heonshik
    EMBEDDED COMPUTER SYSTEMS: ARCHITECTURES, MODELING, AND SIMULATION - PROCEEDINGS, 2007, 4599 : 24 - +
  • [7] OS-level power consumption estimator for multimedia mobile devices
    Tang, Q.
    Groba, A. M.
    Blazquez, E.
    Juarez, E.
    2015 IEEE INTERNATIONAL SYMPOSIUM ON CONSUMER ELECTRONICS (ISCE), 2015,
  • [8] Exploiting page write pattern for power management of hybrid DRAM/PRAM memory system
    School of Computer Science and Information Engineering, Zhejiang Gongshang University, Hangzhou
    310018, China
    不详
    310027, China
    J. Inf. Sci. Eng., 5 (1633-1646):
  • [9] Exploiting Page Write Pattern for Power Management of Hybrid DRAM/PRAM Memory System
    Zhang, Tiefei
    Xing, Jianguo
    Zhu, Jixiang
    Chen, Tianzhou
    JOURNAL OF INFORMATION SCIENCE AND ENGINEERING, 2015, 31 (05) : 1633 - 1646
  • [10] An Evaluation Framework of OS-Level Power Managements for the big. LITTLE Architecture
    Takase, Hideki
    Aono, Kazumi
    Matsubara, Yutaka
    Takagi, Kazuyoshi
    Takagi, Naofumi
    2016 14TH IEEE INTERNATIONAL NEW CIRCUITS AND SYSTEMS CONFERENCE (NEWCAS), 2016,