An All-Digital Jitter Tolerance Measurement Technique for CDR Circuits

被引：22

作者：

Huang, Yi-Chieh ^{[1
,2
]}

Wang, Ping-Ying ^{[1
,2
]}

Liu, Shen-Iuan ^{[1
,2
]}

机构：

[1] Natl Taiwan Univ, Grad Inst Elect Engn, Taipei 10617, Taiwan

[2] Natl Taiwan Univ, Dept Elect Engn, Taipei 10617, Taiwan

来源：

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS | 2012年 / 59卷 / 03期

关键词：

All-digital; clock and data recovery; jitter tolerance; DATA-RECOVERY CIRCUIT; BANG-BANG CLOCK;

D O I：

10.1109/TCSII.2012.2184378

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

An all-digital on-chip jitter tolerance measurement technique for clock/data recovery (CDR) circuits is presented. A 6-Gbps CDR circuit with this proposed technique is realized in a 90-nm CMOS process. The measured jitter tolerance by using the testing equipment and the proposed technique correlate within 13% in the frequency range of 178 kHz similar to 11.3 MHz. The measured peak-to-peak data and clock jitters are 15.56 and 13.3 ps. The power of the CDR circuit is 44.4 mW at a supply voltage of 1.2 V.

引用

页码：148 / 152

页数：5

共 50 条

[31] All-digital VMCs
不详
MANUFACTURING ENGINEERING, 2000, 124 (03): : 54 - 54
[32] The all-digital loop
Verpooten, L
Vos, E
BROADBAND ACCESS AND NETWORK MANAGEMENT - NOC '98, 1998, : 110 - 118
[33] MEASUREMENT OF DIGITAL SIGNAL PHASE JITTER IN THE LINE CIRCUITS OF DIGITAL TRANSMISSION-SYSTEMS
ABRAMOV, VA
EMELYANOV, GA
KOSHEVOY, AA
TELECOMMUNICATIONS AND RADIO ENGINEERING, 1982, 36-7 (03) : 23 - 25
[34] MEASUREMENT OF DIGITAL SIGNAL PHASE JITTER IN THE LINE CIRCUITS OF DIGITAL TRANSMISSION SYSTEMS.
Abramov, V.A.
Emel'yanov, G.A.
Koshevoy, A.A.
Telecommunications and Radio Engineering (English translation of Elektrosvyaz and Radiotekhnika), 1982, 36-37 (03): : 23 - 25
[35] A Low-Jitter All-Digital Phase-Locked Loop Using a Suppressive Digital Loop Filter
Hsu, Hsuan-Jung
Huang, Shi-Yu
2009 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), PROCEEDINGS OF TECHNICAL PROGRAM, 2009, : 158 - 161
[36] A Novel N-bit SAR Implementation for All-Digital DLL Circuits
El-Shafie, Al-Hussein A.
Habib, S. E. D.
2010 INTERNATIONAL CONFERENCE ON MICROELECTRONICS, 2010, : 427 - 430
[37] Jitter Modeling in Digital CDR with Quantization Noise Analysis
Sanaz Salem
Mohsen Saneei
Dariush Abbasi-Moghadam
Circuits, Systems, and Signal Processing, 2021, 40 : 3884 - 3906
[38] A low-jitter 2.4 GHz all-digital MDLL with a dithering jitter reduction scheme for 256 times frequency multiplication
Park, Dongjun
Kim, Jongsun
IEICE ELECTRONICS EXPRESS, 2020, 17 (19):
[39] The all-digital future and digital CiSE
Thiruvathukal, George K.
Computing in Science and Engineering, 2015, 17 (03): : 4 - 5
[40] A high precision all-digital phase-locked loop with low power and low jitter
Chow, Hwang-Cherng
Su, Chung-Hsin
PROCEEDINGS OF THE FOURTH IASTED INTERNATIONAL CONFERENCE ON CIRCUITS, SIGNALS, AND SYSTEMS, 2006, : 47 - +

← 1 2 3 4 5 →