An All-Digital Jitter Tolerance Measurement Technique for CDR Circuits

被引：22

作者：

Huang, Yi-Chieh ^{[1
,2
]}

Wang, Ping-Ying ^{[1
,2
]}

Liu, Shen-Iuan ^{[1
,2
]}

机构：

[1] Natl Taiwan Univ, Grad Inst Elect Engn, Taipei 10617, Taiwan

[2] Natl Taiwan Univ, Dept Elect Engn, Taipei 10617, Taiwan

来源：

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS | 2012年 / 59卷 / 03期

关键词：

All-digital; clock and data recovery; jitter tolerance; DATA-RECOVERY CIRCUIT; BANG-BANG CLOCK;

D O I：

10.1109/TCSII.2012.2184378

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

An all-digital on-chip jitter tolerance measurement technique for clock/data recovery (CDR) circuits is presented. A 6-Gbps CDR circuit with this proposed technique is realized in a 90-nm CMOS process. The measured jitter tolerance by using the testing equipment and the proposed technique correlate within 13% in the frequency range of 178 kHz similar to 11.3 MHz. The measured peak-to-peak data and clock jitters are 15.56 and 13.3 ps. The power of the CDR circuit is 44.4 mW at a supply voltage of 1.2 V.

引用

页码：148 / 152

页数：5

共 50 条

[21] A Clock Calibration Method for an All-Digital Burst-Mode CDR with Embedded TDC
Liu, Baoguang
Wang, Yuan
Jia, Song
Zhang, Ganggang
Zhang, Xing
2014 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2014,
[22] A Reference-Less All-Digital Burst-Mode CDR with Embedded TDC
Jiang, Mengyin
Wang, Yuan
Liu, Baoguang
Liu, Yuequan
Jia, Song
Zhang, Xing
PROCEEDINGS OF 2015 IEEE 11TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2015,
[23] All-Digital 90° Phase-Shift DLL with a Dithering Jitter Suppression Scheme
Jung, Dong-Hoon
Ryu, Kyungho
Park, Jung-Hyun
Lee, Won
Jung, Seong-Ook
2013 IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE (CICC), 2013,
[24] Laboratory Jitter Removal Circuit for Single-bit All-Digital Frequency Synthesis
Raptakis, Adam
Oustoglou, Costas
Sotiriadis, Paul P.
2017 4TH PANHELLENIC CONFERENCE ON ELECTRONICS AND TELECOMMUNICATIONS (PACET), 2017, : 101 - 104
[25] Direct All-Digital Frequency Synthesis Techniques, Spurs Suppression, and Deterministic Jitter Correction
Sotiriadis, Paul P.
Galanopoulos, Kostas
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2012, 59 (05) : 958 - 968
[26] A new all-digital phase-locked loop with high precision and low jitter
Chow, Hwang-Cherng
Su, Chung-Hsin
INTERNATIONAL JOURNAL OF ELECTRONICS, 2008, 95 (12) : 1241 - 1249
[27] All-Digital 90° Phase-Shift DLL With Dithering Jitter Suppression Scheme
Jung, Dong-Hoon
Ryu, Kyungho
Park, Jung-Hyun
Jung, Seong-Ook
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2016, 24 (03) : 1015 - 1024
[28] THE ALL-DIGITAL DEGREE
Jost, Daniel
Clendenin, Heather
LANDSCAPE ARCHITECTURE MAGAZINE, 2011, 101 (09) : 58 - +
[29] A 28Gb/s Digital CDR with Adaptive Loop Gain for Optimum Jitter Tolerance
Liang, Joshua
Sheikholeslami, Ali
Tamura, Hirotaka
Ogata, Yuuki
Yamaguchi, Hisakatsu
2017 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE (ISSCC), 2017, : 122 - 122
[30] A Jitter-Tolerance-Enhanced Digital CDR Circuit Using Background Loop Gain Controller
Yao, Yun-Sheng
Huang, Chang-Cheng
Liu, Shen-Iuan
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2021, 68 (06) : 1837 - 1841

← 1 2 3 4 5 →