An All-Digital Jitter Tolerance Measurement Technique for CDR Circuits

被引：22

作者：

Huang, Yi-Chieh ^{[1
,2
]}

Wang, Ping-Ying ^{[1
,2
]}

Liu, Shen-Iuan ^{[1
,2
]}

机构：

[1] Natl Taiwan Univ, Grad Inst Elect Engn, Taipei 10617, Taiwan

[2] Natl Taiwan Univ, Dept Elect Engn, Taipei 10617, Taiwan

来源：

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS | 2012年 / 59卷 / 03期

关键词：

All-digital; clock and data recovery; jitter tolerance; DATA-RECOVERY CIRCUIT; BANG-BANG CLOCK;

D O I：

10.1109/TCSII.2012.2184378

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

An all-digital on-chip jitter tolerance measurement technique for clock/data recovery (CDR) circuits is presented. A 6-Gbps CDR circuit with this proposed technique is realized in a 90-nm CMOS process. The measured jitter tolerance by using the testing equipment and the proposed technique correlate within 13% in the frequency range of 178 kHz similar to 11.3 MHz. The measured peak-to-peak data and clock jitters are 15.56 and 13.3 ps. The power of the CDR circuit is 44.4 mW at a supply voltage of 1.2 V.

引用

页码：148 / 152

页数：5

共 50 条

[41] The All-Digital Future and Digital CiSE
Thiruvathukal, George K.
COMPUTING IN SCIENCE & ENGINEERING, 2015, 17 (03) : 4 - 5
[42] THE DESIGN OF AN ALL-DIGITAL PHASE-LOCKED LOOP WITH LOW JITTER BASED ON ISF ANALYSIS
Deng Xiaoying Yang Jun Shi Longxing Chen Xin(National ASIC Systems Engineering Technology Research Center
Journal of Electronics(China), 2008, (05) : 673 - 678
[43] Jitter Modeling in Digital CDR with Quantization Noise Analysis
Salem, Sanaz
Saneei, Mohsen
Abbasi-Moghadam, Dariush
CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2021, 40 (08) : 3884 - 3906
[44] Radiation-Tolerant All-Digital PLL/CDR with Varactorless LC DCO in 65 nm CMOS
Biereigel, Stefan
Kulis, Szymon
Moreira, Paulo
Kolpin, Alexander
Leroux, Paul
Prinzie, Jeffrey
ELECTRONICS, 2021, 10 (22)
[45] SWITCH CONTROL IS ALL-DIGITAL
不详
ELECTRONICS, 1973, 46 (16): : 112 - 112
[46] All-digital radar architecture
Molchanov, Pavlo A.
UNMANNED/UNATTENDED SENSORS AND SENSOR NETWORKS X, 2014, 9248
[47] An all-digital clock-smoothing technique - Counting-prognostication
Qin, XY
Wang, HS
Zeng, LG
Xiong, FQ
IEEE TRANSACTIONS ON COMMUNICATIONS, 2003, 51 (02) : 166 - 169
[48] All-Digital RFID Readers
Oliveira, Arnaldo S. R.
Carvalho, Nuno Borges
Santos, Joao
Boaventura, Alirio
Cordeiro, Rui Fiel
Prata, Andre
Dinis, Daniel Costa
IEEE MICROWAVE MAGAZINE, 2021, 22 (03) : 18 - 24
[49] A Fast-Transient All-Digital LDO with Adaptive Clock Technique
Yu, Yi
Yuan, Jia
Qiao, Shushan
Hei, Yong
ELECTRONICS, 2019, 8 (12)
[50] Fast All-Digital Clock Frequency Adaptation Circuit for Voltage Droop Tolerance
Fugger, Matthias
Kinali, Attila
Lenzen, Christoph
Wiederhake, Ben
2018 24TH IEEE INTERNATIONAL SYMPOSIUM ON ASYNCHRONOUS CIRCUITS AND SYSTEMS (ASYNC), 2018, : 68 - 77

← 1 2 3 4 5 →