Source/drain engineering for parasitic resistance reduction for germanium p-MOSFETs

被引:17
|
作者
Chao, Yu-Lin [1 ]
Woo, Jason C. S. [1 ]
机构
[1] Univ Calif Los Angeles, Dept Elect Engn, Los Angeles, CA 90095 USA
关键词
copper germanide; germanium; MOSFET; parasitic resistance; preamorphization implantation (PAI);
D O I
10.1109/TED.2007.904576
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A reduction of parasitic resistance is presented with incorporation of preamorphization implantation (PAI) and self-aligned CU3Ge in the source/drain region for germanium p-MOSFETs. Full activation of boron in the amorphous layer can be obtained during solid-phase epitaxial growth, and a concentration as high as 4 x 10(20)/cm(3), is achieved. This non-thermal equilibrium concentration is maintained during the subsequent CU3Ge formation. Cu3Ge is adopted as a contact metal in germanium p-MOSFETs for the first time, due to its superior electrical properties (6.8 mu ohm center dot ern for resistivity and similar to 1 x 10(-7) ohm center dot cm(2) on p-type germanium for specific contact resistance). The fabricated p(+)/n diode yields a five order of magnitude between forward and reverse currents, which can be attributed to the reduction in parasitic resistance. The low reverse current mitigates concerns of possible deep-level traps introduced by copper. It also confirms the nonexistence of extended defects created by PAI as a result of the unique role of vacancies in germanium. With high dopant concentrations achieved by PAI and low resistance Of Cu3Ge, excellent MOSFET characteristics are demonstrated in self-aligned CU3Ge p-MOSFETs. A 15% mobility enhancement over Si universal mobility and a 60% parasitic resistance reduction are achieved.
引用
收藏
页码:2750 / 2755
页数:6
相关论文
共 50 条
  • [41] Modeling of FinFET Parasitic Source/Drain Resistance With Polygonal Epitaxy
    Kim, JungHun
    Huynh, Hai Au
    Kim, SoYoung
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2017, 64 (05) : 2072 - 2079
  • [42] Fabrication of p-MOSFETs on germanium epitaxially grown on gallium arsenide substrate by chemical vapor deposition
    Zhu, Ming
    Chin, Hock-Chun
    Samudra, Ganesh S.
    Yeo, Yee-Chia
    JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 2008, 155 (02) : H76 - H79
  • [43] Drain Current Improvements in Uniaxially Strained p-MOSFETs: A Multi-Subband Monte Carlo Study
    Conzatti, F.
    De Michielis, M.
    Esseni, D.
    Palestri, P.
    ESSDERC 2008: PROCEEDINGS OF THE 38TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE, 2008, : 250 - 253
  • [44] Contact Resistance Reduction Technology Using Aluminum Implant and Segregation for Strained p-FinFETs With Silicon-Germanium Source/Drain
    Sinha, Mantavya
    Lee, Rinus Tek Po
    Chor, Eng Fong
    Yeo, Yee-Chia
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2010, 57 (06) : 1279 - 1286
  • [45] Simulation of Enhanced Hole Ballistic Velocity in Asymmetrically Strained Germanium Nanowire Trigate p-MOSFETs
    Teherani, James T.
    Chern, Winston
    Antoniadis, Dimitri A.
    Hoyt, Judy L.
    2013 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2013,
  • [46] High performance, uniaxially-strained, silicon and germanium, double-gate p-MOSFETs
    Krishnamohan, T.
    Jungemann, C.
    Kim, D.
    Ungersboeck, E.
    Selberherr, S.
    Pham, A.-T.
    Meinerzhagen, B.
    Wong, P.
    Nishi, Y.
    Saraswat, K. C.
    MICROELECTRONIC ENGINEERING, 2007, 84 (9-10) : 2063 - 2066
  • [47] A self-consistent extraction procedure for source/drain resistance in MOSFETs
    Chang, Yang-Hua
    Liu, Yao-Jen
    MICROELECTRONICS RELIABILITY, 2011, 51 (12) : 2049 - 2052
  • [48] Series resistance in vertical MOSFETs with reduced drain/source overlap capacitance
    Tan, L.
    Hall, S.
    Buiu, O.
    Hakim, M. M. A.
    Uchino, T.
    Ashburn, P.
    Redman-White, W.
    ULIS 2008: PROCEEDINGS OF THE 9TH INTERNATIONAL CONFERENCE ON ULTIMATE INTEGRATION ON SILICON, 2008, : 187 - +
  • [49] A simple method to extract source/drain series resistance for advanced MOSFETs
    Chang, Y. H.
    Wu, Y. F.
    Ho, C. S.
    EDSSC: 2007 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS, VOLS 1 AND 2, PROCEEDINGS, 2007, : 87 - 90
  • [50] Contact Resistance Reduction for Strained N-MOSFETs With Silicon-Carbon Source/Drain Utilizing Aluminum Ion Implant and Aluminum Profile Engineering
    Zhou, Qian
    Koh, Shao-Ming
    Thanigaivelan, Thirumal
    Henry, Todd
    Yeo, Yee-Chia
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2013, 60 (04) : 1310 - 1317