Source/drain engineering for parasitic resistance reduction for germanium p-MOSFETs

被引:17
|
作者
Chao, Yu-Lin [1 ]
Woo, Jason C. S. [1 ]
机构
[1] Univ Calif Los Angeles, Dept Elect Engn, Los Angeles, CA 90095 USA
关键词
copper germanide; germanium; MOSFET; parasitic resistance; preamorphization implantation (PAI);
D O I
10.1109/TED.2007.904576
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A reduction of parasitic resistance is presented with incorporation of preamorphization implantation (PAI) and self-aligned CU3Ge in the source/drain region for germanium p-MOSFETs. Full activation of boron in the amorphous layer can be obtained during solid-phase epitaxial growth, and a concentration as high as 4 x 10(20)/cm(3), is achieved. This non-thermal equilibrium concentration is maintained during the subsequent CU3Ge formation. Cu3Ge is adopted as a contact metal in germanium p-MOSFETs for the first time, due to its superior electrical properties (6.8 mu ohm center dot ern for resistivity and similar to 1 x 10(-7) ohm center dot cm(2) on p-type germanium for specific contact resistance). The fabricated p(+)/n diode yields a five order of magnitude between forward and reverse currents, which can be attributed to the reduction in parasitic resistance. The low reverse current mitigates concerns of possible deep-level traps introduced by copper. It also confirms the nonexistence of extended defects created by PAI as a result of the unique role of vacancies in germanium. With high dopant concentrations achieved by PAI and low resistance Of Cu3Ge, excellent MOSFET characteristics are demonstrated in self-aligned CU3Ge p-MOSFETs. A 15% mobility enhancement over Si universal mobility and a 60% parasitic resistance reduction are achieved.
引用
收藏
页码:2750 / 2755
页数:6
相关论文
共 50 条
  • [31] SOURCE-AND-DRAIN SERIES RESISTANCE OF LDD MOSFETS - COMMENTS
    DUVVURY, C
    BAGLEE, DAG
    DUANE, MP
    IEEE ELECTRON DEVICE LETTERS, 1984, 5 (12) : 533 - 534
  • [32] A New Technique to Extract the Source/Drain Series Resistance of MOSFETs
    Fleury, Dominique
    Cros, Antoine
    Bidal, Gregory
    Rosa, Julien
    Ghibaudo, Gerard
    IEEE ELECTRON DEVICE LETTERS, 2009, 30 (09) : 975 - 977
  • [33] MAGNITUDE AND EFFECTS OF SOURCE DRAIN SERIES RESISTANCE IN SUBMICRON MOSFETS
    DIKE, RSU
    INTERNATIONAL JOURNAL OF ELECTRONICS, 1991, 71 (05) : 757 - 769
  • [34] MAGNITUDE AND EFFECTS OF SOURCE DRAIN SERIES RESISTANCE IN SUBMICRON MOSFETS
    DIKE, RSU
    INDIAN JOURNAL OF TECHNOLOGY, 1991, 29 (09): : 448 - 454
  • [35] SOURCE-AND-DRAIN SERIES RESISTANCE OF LDD MOSFETS - REPLY
    SHEU, BJ
    HU, C
    KO, PK
    HSU, FC
    IEEE ELECTRON DEVICE LETTERS, 1984, 5 (12) : 535 - 535
  • [36] Source/drain engineering for MOSFETs with embedded-Si:C technology
    Itokawa, Hiroshi
    Yasutake, Nobuaki
    Kusunoki, Naoki
    Okamoto, Shintaro
    Aoki, Nobutoshi
    Mizushima, Ichiro
    APPLIED SURFACE SCIENCE, 2008, 254 (19) : 6135 - 6139
  • [37] Source and Drain Contact Module for FDSOI MOSFETs : Silicidation and Strain Engineering
    Carron, V.
    Nemouchi, F.
    Hartmann, J. -M.
    Cooper, D.
    Damlencourt, J. -F.
    Bernasconi, S.
    Favier, S.
    Morand, Y.
    ULSI PROCESS INTEGRATION 8, 2013, 58 (09): : 239 - 248
  • [38] Modeling and extraction of gate bias-dependent parasitic source and drain resistances in MOSFETs
    Kim, DM
    Kim, HC
    Kim, HT
    SOLID-STATE ELECTRONICS, 2003, 47 (10) : 1707 - 1712
  • [39] Separate Extraction of Source, Drain, and Substrate Resistances in MOSFETs With Parasitic Junction Current Method
    Bae, Hagyoul
    Baek, Seok Cheon
    Lee, Sunyeong
    Jang, Jaeman
    Shin, Ja Sun
    Yun, Daeyoun
    Kim, Hyojong
    Kim, Dae Hwan
    Kim, Dong Myong
    IEEE ELECTRON DEVICE LETTERS, 2010, 31 (11) : 1190 - 1192
  • [40] Variability Origins of Parasitic Resistance in FinFETs With Silicided Source/Drain
    Matsukawa, Takashi
    Liu, Yongxun
    Endo, Kazuhiko
    Tsukada, Junichi
    Ishikawa, Yuki
    Yamauchi, Hiromi
    O'uchi, Shinichi
    Sakamoto, Kunihiro
    Masahara, Meishoku
    IEEE ELECTRON DEVICE LETTERS, 2012, 33 (04) : 474 - 476