Contact Resistance Reduction Technology Using Aluminum Implant and Segregation for Strained p-FinFETs With Silicon-Germanium Source/Drain

被引:10
|
作者
Sinha, Mantavya [1 ]
Lee, Rinus Tek Po [1 ]
Chor, Eng Fong [1 ]
Yeo, Yee-Chia [1 ]
机构
[1] Natl Univ Singapore, Dept Elect & Comp Engn, Singapore 117576, Singapore
基金
新加坡国家研究基金会;
关键词
Al implant; contact resistance; FinFET; NiSiGe; series resistance; SCHOTTKY-BARRIER HEIGHT; CHANNEL; SELENIUM; DESIGN;
D O I
10.1109/TED.2010.2045682
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
We have demonstrated the introduction of an additional aluminum (Al) implant step in the fabrication of strained p-FinFETs with silicon-germanium (SiGe) source/drain (S/D). Al is implanted into the p(+)-SiGe S/D region at energy of 10 keV and a dose of 2 x 10(14) atoms/cm(2), followed by its segregation at the NiSiGe/p(+)-SiGe S/D interface during germanosilicidation. The presence of Al at this interface leads to lowering of the effective Schottky barrier height for hole conduction, which, in essence, lowers the S/D contact resistance R-C. R-C is a dominant component of the FinFET parasitic series resistance R-SD, which is lowered by approximately 25% using this technology, correspondingly leading to a substantial increase in the saturation drive current. The novel Al-segregated NiSiGe/p(+)-SiGe S/D contact junction in p-FinFETs does not degrade short-channel effects or the NiSiGe film morphology.
引用
收藏
页码:1279 / 1286
页数:8
相关论文
共 35 条
  • [1] Strained p-channel FinFETs with extended Π-shaped silicon-germanium source and drain stressors
    Tan, Kian-Ming
    Liow, Tsung-Yang
    Lee, Rinus T. P.
    Hoe, Keat Mun
    Tung, Chih-Hang
    Balasubramanian, N.
    Samudra, Ganesh S.
    Yeo, Yee-Chia
    IEEE ELECTRON DEVICE LETTERS, 2007, 28 (10) : 905 - 908
  • [2] P-FinFETs with Al Segregated NiSi/p+-Si Source/Drain Contact Junction for Series Resistance Reduction
    Sinha, Mantavya
    Lee, Rinus T. P.
    Devi, Sivasubramaniam Nandini
    Lo, Guo-Qiang
    Chor, Eng Fong
    Yeo, Yee-Chia
    PROCEEDINGS OF TECHNICAL PROGRAM: 2009 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS AND APPLICATIONS, 2009, : 74 - +
  • [3] Contact Technology for Strained nFinFETs With Silicon-Carbon Source/Drain Stressors Featuring Sulfur Implant and Segregation
    Koh, Shao-Ming
    Samudra, Ganesh S.
    Yeo, Yee-Chia
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2012, 59 (04) : 1046 - 1055
  • [4] Silicon-germanium-tin (SiGeSn) source and drain stressors formed by Sn implant and laser annealing for strained silicon-germanium channel P-MOSFETs
    Wang, Grace Huiqi
    Toh, Eng-Huat
    Wang, Xincai
    Seng, Debbie Hwee Leng
    Tripathy, Sudhinrajan
    Osipowicz, Thomas
    Chan, Tau Kuei
    Hoe, Keat Mun
    Balakumar, S.
    Tung, Chih Hang
    Lo, Guo-Qiang
    Samudra, Ganesh
    Yeo, Yee-Chia
    2007 IEEE INTERNATIONAL ELECTRON DEVICES MEETING, VOLS 1 AND 2, 2007, : 131 - +
  • [5] Selective silicon-germanium source/drain technology for nanoscale CMOS
    Öztürk, MC
    Pesovic, N
    Liu, J
    Mo, H
    Kang, I
    Gannavaram, S
    SILICON FRONT-END JUNCTION FORMATION TECHNOLOGIES, 2002, 717 : 143 - 154
  • [6] Contact Resistance Reduction for Strained N-MOSFETs With Silicon-Carbon Source/Drain Utilizing Aluminum Ion Implant and Aluminum Profile Engineering
    Zhou, Qian
    Koh, Shao-Ming
    Thanigaivelan, Thirumal
    Henry, Todd
    Yeo, Yee-Chia
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2013, 60 (04) : 1310 - 1317
  • [7] Integration of Al Segregated NiSiGe/SiGe Source/Drain Contact Technology in p-FinFETs for Drive Current Enhancement
    Sinha, Mantavya
    Lee, Rinus T. P.
    Devi, S. Nandini
    Lo, Guo-Qiang
    Chor, Eng Fong
    Yeo, Yee-Chia
    ADVANCED GATE STACK, SOURCE/DRAIN, AND CHANNEL ENGINEERING FOR SI-BASED CMOS 5: NEW MATERIALS, PROCESSES, AND EQUIPMENT, 2009, 19 (01): : 323 - +
  • [8] Contact Resistance Reduction Technology Using Selenium Segregation for N-MOSFETs With Silicon-Carbon Source/Drain
    Wong, Hoong-Shing
    Ang, Kah-Wee
    Chan, Lap
    Samudra, Ganesh
    Yeo, Yee-Chia
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2009, 56 (05) : 1128 - 1134
  • [9] Fully Depleted Strained Silicon-on-Insulator p-MOSFETs With Recessed and Embedded Silicon-Germanium Source/Drain
    Baudot, Sophie
    Andrieu, Francois
    Weber, Olivier
    Perreau, Pierre
    Damlencourt, Jean-Francois
    Barnola, Sebastien
    Salvetat, Thierry
    Tosti, Lucie
    Brevard, Laurent
    Lafond, Dominique
    Eymery, Joel
    Faynot, Olivier
    IEEE ELECTRON DEVICE LETTERS, 2010, 31 (10) : 1074 - 1076
  • [10] Contact-Resistance Reduction for Strained n-FinFETs With Silicon-Carbon Source/Drain and Platinum-Based Silicide Contacts Featuring Tellurium Implantation and Segregation
    Koh, Shao-Ming
    Kong, Eugene Yu-Jin
    Liu, Bin
    Ng, Chee-Mang
    Samudra, Ganesh S.
    Yeo, Yee-Chia
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2011, 58 (11) : 3852 - 3862