Contact Resistance Reduction Technology Using Aluminum Implant and Segregation for Strained p-FinFETs With Silicon-Germanium Source/Drain

被引:10
|
作者
Sinha, Mantavya [1 ]
Lee, Rinus Tek Po [1 ]
Chor, Eng Fong [1 ]
Yeo, Yee-Chia [1 ]
机构
[1] Natl Univ Singapore, Dept Elect & Comp Engn, Singapore 117576, Singapore
基金
新加坡国家研究基金会;
关键词
Al implant; contact resistance; FinFET; NiSiGe; series resistance; SCHOTTKY-BARRIER HEIGHT; CHANNEL; SELENIUM; DESIGN;
D O I
10.1109/TED.2010.2045682
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
We have demonstrated the introduction of an additional aluminum (Al) implant step in the fabrication of strained p-FinFETs with silicon-germanium (SiGe) source/drain (S/D). Al is implanted into the p(+)-SiGe S/D region at energy of 10 keV and a dose of 2 x 10(14) atoms/cm(2), followed by its segregation at the NiSiGe/p(+)-SiGe S/D interface during germanosilicidation. The presence of Al at this interface leads to lowering of the effective Schottky barrier height for hole conduction, which, in essence, lowers the S/D contact resistance R-C. R-C is a dominant component of the FinFET parasitic series resistance R-SD, which is lowered by approximately 25% using this technology, correspondingly leading to a substantial increase in the saturation drive current. The novel Al-segregated NiSiGe/p(+)-SiGe S/D contact junction in p-FinFETs does not degrade short-channel effects or the NiSiGe film morphology.
引用
收藏
页码:1279 / 1286
页数:8
相关论文
共 35 条
  • [21] Channel stress measurements of 45 nm node transistors with embedded silicon-germanium source and drain using ultraviolet Raman spectroscopy
    Wong, C. P.
    Kasim, J.
    Liu, J. P.
    See, A.
    Shen, Z. X.
    APPLIED PHYSICS LETTERS, 2010, 96 (21)
  • [22] Surface Passivation of Germanium Using SF6 Plasma to Reduce Source/Drain Contact Resistance in Germanium n-FET
    Kim, Gwang-Sik
    Kim, Seung-Hwan
    Kim, Jeong-Kyu
    Shin, Changhwan
    Park, Jin-Hong
    Saraswat, Krishna C.
    Cho, Byung Jin
    Yu, Hyun-Yong
    IEEE ELECTRON DEVICE LETTERS, 2015, 36 (08) : 745 - 747
  • [23] Low resistance silicon-germanium contact technology for modular integration of MEMS with electronics (vol 151, pg J21, 2004)
    Eyoum, MA
    King, TJ
    JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 2004, 151 (07) : L5 - L5
  • [24] Strained germanium quantum well p-FinFETs fabricated on 45nm Fin pitch using replacement channel, replacement metal gate and germanide-free local interconnect
    Witters, L.
    Mitard, J.
    Loo, R.
    Demuynck, S.
    Chew, S. A.
    Schram, T.
    Tao, Z.
    Hikavyy, A.
    Sun, J. W.
    Milenin, A. P.
    Mertens, H.
    Vrancken, C.
    Favia, P.
    Schaekers, M.
    Bender, H.
    Horiguchi, N.
    Langer, R.
    Barla, K.
    Mocuta, D.
    Collaert, N.
    Thean, A. V-Y.
    2015 SYMPOSIUM ON VLSI TECHNOLOGY (VLSI TECHNOLOGY), 2015,
  • [25] Concept of strain-transfer-layer and integration with graded silicon-germanium source/drain stressors for p-type field effect transistor performance enhancement
    Wang, Grace Huiqi
    Toh, Eng-Huat
    Tung, Chih-Hang
    Tripathy, Sudhinranjan
    Samudra, Ganesh S.
    Yeo, Yee-Chia
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2008, 47 (04) : 2551 - 2555
  • [26] Contact Resistance Reduction to FinFET Source/Drain Using Dielectric Dipole Mitigated Schottky Barrier Height Tuning
    Coss, B. E.
    Smith, C.
    Loh, W. -Y.
    Chung, K. J.
    Majhi, P.
    Wallace, R. M.
    Kim, J.
    Jammy, R.
    2010 INTERNATIONAL ELECTRON DEVICES MEETING - TECHNICAL DIGEST, 2010,
  • [27] Contact Resistance Reduction to FinFET Source/Drain Using Novel Dielectric Dipole Schottky Barrier Height Modulation Method
    Coss, Brian E.
    Smith, Casey
    Loh, Wei-Yip
    Majhi, Prashant
    Wallace, Robert M.
    Kim, Jiyoung
    Jammy, Raj
    IEEE ELECTRON DEVICE LETTERS, 2011, 32 (07) : 862 - 864
  • [28] Source and drain series resistance reduction for N-channel transistors using solid Antimony (Sb) segregation (SSbS) during silicidation
    Wong, Hoong-Shing
    Koh, Alvin Tian-Yi
    Chin, Hock-Chun
    Chan, Lap
    Samundra, Ganesh
    Yeo, Yee-Chia
    IEEE ELECTRON DEVICE LETTERS, 2008, 29 (07) : 756 - 758
  • [29] Realization of silicon-germanium-tin (SiGeSn) source/drain stressors by Sn implant and solid phase epitaxy for strain engineering in SiGe channel P-MOSFETs
    Wang, Grace Huiqi
    Toh, Eng-Huat
    Chan, Taw Kuei
    Osipowicz, Thomas
    Foo, Yong-Lim
    Tung, Chih Hang
    Lo, Guo-Qiang
    Samudra, Ganesh
    Yeo, Yee-Chia
    2008 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS AND APPLICATIONS (VLSI-TSA), PROCEEDINGS OF TECHNICAL PROGRAM, 2008, : 128 - +
  • [30] Novel Technique to Engineer Aluminum Profile at Nickel-Silicide/Silicon:Carbon Interface for Contact Resistance Reduction, and Integration in Strained N-MOSFETs with Silicon-Carbon Stressors
    Koh, Shao-Ming
    Zhou, Qian
    Thanigaivelan, Thirumal
    Henry, Todd
    Samudra, Ganesh S.
    Yeo, Yee-Chia
    2011 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2011,