Source/drain engineering for parasitic resistance reduction for germanium p-MOSFETs

被引:17
|
作者
Chao, Yu-Lin [1 ]
Woo, Jason C. S. [1 ]
机构
[1] Univ Calif Los Angeles, Dept Elect Engn, Los Angeles, CA 90095 USA
关键词
copper germanide; germanium; MOSFET; parasitic resistance; preamorphization implantation (PAI);
D O I
10.1109/TED.2007.904576
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A reduction of parasitic resistance is presented with incorporation of preamorphization implantation (PAI) and self-aligned CU3Ge in the source/drain region for germanium p-MOSFETs. Full activation of boron in the amorphous layer can be obtained during solid-phase epitaxial growth, and a concentration as high as 4 x 10(20)/cm(3), is achieved. This non-thermal equilibrium concentration is maintained during the subsequent CU3Ge formation. Cu3Ge is adopted as a contact metal in germanium p-MOSFETs for the first time, due to its superior electrical properties (6.8 mu ohm center dot ern for resistivity and similar to 1 x 10(-7) ohm center dot cm(2) on p-type germanium for specific contact resistance). The fabricated p(+)/n diode yields a five order of magnitude between forward and reverse currents, which can be attributed to the reduction in parasitic resistance. The low reverse current mitigates concerns of possible deep-level traps introduced by copper. It also confirms the nonexistence of extended defects created by PAI as a result of the unique role of vacancies in germanium. With high dopant concentrations achieved by PAI and low resistance Of Cu3Ge, excellent MOSFET characteristics are demonstrated in self-aligned CU3Ge p-MOSFETs. A 15% mobility enhancement over Si universal mobility and a 60% parasitic resistance reduction are achieved.
引用
收藏
页码:2750 / 2755
页数:6
相关论文
共 50 条
  • [1] Impact of Source/Drain Underlap on the Ballistic Performance of Silicon and Germanium-Tin Nanowire p-MOSFETs
    Yadav, Dibakar
    Nair, Deleep R.
    2020 IEEE ELECTRON DEVICES TECHNOLOGY AND MANUFACTURING CONFERENCE (EDTM 2020), 2020,
  • [2] Vertical P-MOSFETs with heterojunction between source/drain and channel
    Univ of Texas at Austin, Austin, United States
    Annual Device Research Conference Digest, 2000, : 25 - 26
  • [3] High performance 60 nm gate length germanium p-MOSFETs with Ni germanide metal source/drain
    Yamamoto, Toyoji
    Yamashita, Yoshimi
    Harada, Masatomi
    Taoka, Noriyuki
    Ikeda, Keiji
    Suzuki, Kunihiro
    Kiso, Osamu
    Sugiyama, Naoharu
    Takagi, Shin-ichi
    2007 IEEE INTERNATIONAL ELECTRON DEVICES MEETING, VOLS 1 AND 2, 2007, : 1041 - +
  • [4] Fully Depleted Strained Silicon-on-Insulator p-MOSFETs With Recessed and Embedded Silicon-Germanium Source/Drain
    Baudot, Sophie
    Andrieu, Francois
    Weber, Olivier
    Perreau, Pierre
    Damlencourt, Jean-Francois
    Barnola, Sebastien
    Salvetat, Thierry
    Tosti, Lucie
    Brevard, Laurent
    Lafond, Dominique
    Eymery, Joel
    Faynot, Olivier
    IEEE ELECTRON DEVICE LETTERS, 2010, 31 (10) : 1074 - 1076
  • [5] Realization of silicon-germanium-tin (SiGeSn) source/drain stressors by Sn implant and solid phase epitaxy for strain engineering in SiGe channel P-MOSFETs
    Wang, Grace Huiqi
    Toh, Eng-Huat
    Chan, Taw Kuei
    Osipowicz, Thomas
    Foo, Yong-Lim
    Tung, Chih Hang
    Lo, Guo-Qiang
    Samudra, Ganesh
    Yeo, Yee-Chia
    2008 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS AND APPLICATIONS (VLSI-TSA), PROCEEDINGS OF TECHNICAL PROGRAM, 2008, : 128 - +
  • [6] Dopant Segregated Schottky (DSS) Source/Drain for Germanium p-MOSFETs with Metal Gate/High-k Dielectric Stack
    Lim, Phyllis Shi Ya
    Chi, Dong Zhi
    Lo, Guo Qiang
    Yeo, Yee Chia
    ULSI PROCESS INTEGRATION 6, 2009, 25 (07): : 405 - 410
  • [7] Bandgap engineering in vertical P-MOSFETs
    Chen, XD
    Liu, KC
    Ray, S
    Banerjee, S
    SOLID-STATE ELECTRONICS, 2001, 45 (11) : 1939 - 1943
  • [8] 50-nm gate Schottky source/drain p-MOSFETs with a SiGe channel
    Ikeda, K
    Yamashita, Y
    Endoh, A
    Fukano, T
    Hikosaka, K
    Mimura, T
    IEEE ELECTRON DEVICE LETTERS, 2002, 23 (11) : 670 - 672
  • [9] Advanced Source/Drain Engineering for MOSFETs: Schottky Barrier Height Tuning for Contact Resistance Reduction
    Yeo, Yee-Chia
    ADVANCED GATE STACK, SOURCE/DRAIN, AND CHANNEL ENGINEERING FOR SI-BASED CMOS 6: NEW MATERIALS, PROCESSES, AND EQUIPMENT, 2010, 28 (01): : 91 - 102
  • [10] Current distributions in silicon-germanium p-MOSFETs
    McAlister, SP
    McKinnon, WR
    Bradford, T
    CANADIAN JOURNAL OF PHYSICS, 1996, 74 : S177 - S181