50-nm gate Schottky source/drain p-MOSFETs with a SiGe channel

被引:29
|
作者
Ikeda, K [1 ]
Yamashita, Y [1 ]
Endoh, A [1 ]
Fukano, T [1 ]
Hikosaka, K [1 ]
Mimura, T [1 ]
机构
[1] Fujitsu Labs Ltd, Atsugi, Kanagawa 2430197, Japan
关键词
germano-silicide; heterostructure; MOSFET; Schottky source/drain; SiGe; silicide; silicon-germanium-on-insulator (SGOI);
D O I
10.1109/LED.2002.805007
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
We propose new SiGe channel p-MOSFETs with germano-silicide Schottky source/drains (S/Ds). The Schottky barrier-height (SBH) for SiGe is expected to be low enough to improve the injection of carriers into the SiGe channel and, as a result, current drivability is also expected to improve. In this letter, we demonstrate the proposed Schottky S/D p-MOSFETs down to a 50-nm gate-length. The drain current and transconductance are -339 muA/mum and 285 muS/mum at V-GS = V-DS = -1.5 V, respectively. By increasing the Ge content in the SiGe channel from 30% to 35%, the drive current and transconductance can be improved up to 23% and 18%, respectively. This is partly due to the lower barrier-height for strained Si0.66Ge0.35 channel than those for strained Si0.7Ge0.3 channel device and partly due to the lower effective mass of the holes.
引用
收藏
页码:670 / 672
页数:3
相关论文
共 50 条
  • [1] Design and fabrication of 50-nm thin-body p-MOSFETs with a SiGe heterostructure channel
    Yeo, YC
    Subramanian, V
    Kedzierski, J
    Xuan, PQ
    King, TJ
    Bokor, J
    Hu, CM
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2002, 49 (02) : 279 - 286
  • [2] New Observations in LOD Effect of 45-nm P-MOSFETs With Strained SiGe Source/Drain and Dummy Gate
    Cheng, Chung-Yun
    Fang, Yean-Kuen
    Hsieh, Jang-Cheng
    Yang, Sheng-Jier
    Sheu, Yi-Ming
    Hsia, Harry
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2009, 56 (08) : 1618 - 1623
  • [3] Vertical P-MOSFETs with heterojunction between source/drain and channel
    Univ of Texas at Austin, Austin, United States
    Annual Device Research Conference Digest, 2000, : 25 - 26
  • [4] Sub-50-nm PtSi schottky source/drain MOSFETs
    Wang, C
    Snyder, JP
    Tucker, JR
    MICROELECTRONIC DEVICE TECHNOLOGY II, 1998, 3506 : 230 - 233
  • [5] SIGE-CHANNEL HETEROJUNCTION P-MOSFETS
    VERDONCKTVANDEBROEK, S
    CRABBE, EF
    MEYERSON, BS
    HARAME, DL
    RESTLE, PJ
    STORK, JMC
    JOHNSON, JB
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1994, 41 (01) : 90 - 101
  • [6] Modeling of hole confinement gate voltage range for SiGe channel p-MOSFETs
    Niu, GF
    Ruan, G
    Zhang, DH
    SOLID-STATE ELECTRONICS, 1996, 39 (01) : 69 - 73
  • [7] High performance 60 nm gate length germanium p-MOSFETs with Ni germanide metal source/drain
    Yamamoto, Toyoji
    Yamashita, Yoshimi
    Harada, Masatomi
    Taoka, Noriyuki
    Ikeda, Keiji
    Suzuki, Kunihiro
    Kiso, Osamu
    Sugiyama, Naoharu
    Takagi, Shin-ichi
    2007 IEEE INTERNATIONAL ELECTRON DEVICES MEETING, VOLS 1 AND 2, 2007, : 1041 - +
  • [8] SiGe channel p-MOSFETs scaling-down
    Andrieu, F
    Ernst, T
    Romanjek, K
    Weber, O
    Renard, C
    Hartmann, JM
    Toffoli, A
    Papon, AM
    Truche, R
    Holliger, P
    Brévard, L
    Ghibaudo, G
    Deleonibus, S
    ESSDERC 2003: PROCEEDINGS OF THE 33RD EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE, 2003, : 267 - 270
  • [9] Dopant Segregated Schottky (DSS) Source/Drain for Germanium p-MOSFETs with Metal Gate/High-k Dielectric Stack
    Lim, Phyllis Shi Ya
    Chi, Dong Zhi
    Lo, Guo Qiang
    Yeo, Yee Chia
    ULSI PROCESS INTEGRATION 6, 2009, 25 (07): : 405 - 410
  • [10] 50-nm MOSFET with electrically induced source/drain extensions
    Han, S
    Chang, SI
    Shin, H
    Lee, J
    JOURNAL OF THE KOREAN PHYSICAL SOCIETY, 2002, 40 (01) : 39 - 44