50-nm gate Schottky source/drain p-MOSFETs with a SiGe channel

被引:29
|
作者
Ikeda, K [1 ]
Yamashita, Y [1 ]
Endoh, A [1 ]
Fukano, T [1 ]
Hikosaka, K [1 ]
Mimura, T [1 ]
机构
[1] Fujitsu Labs Ltd, Atsugi, Kanagawa 2430197, Japan
关键词
germano-silicide; heterostructure; MOSFET; Schottky source/drain; SiGe; silicide; silicon-germanium-on-insulator (SGOI);
D O I
10.1109/LED.2002.805007
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
We propose new SiGe channel p-MOSFETs with germano-silicide Schottky source/drains (S/Ds). The Schottky barrier-height (SBH) for SiGe is expected to be low enough to improve the injection of carriers into the SiGe channel and, as a result, current drivability is also expected to improve. In this letter, we demonstrate the proposed Schottky S/D p-MOSFETs down to a 50-nm gate-length. The drain current and transconductance are -339 muA/mum and 285 muS/mum at V-GS = V-DS = -1.5 V, respectively. By increasing the Ge content in the SiGe channel from 30% to 35%, the drive current and transconductance can be improved up to 23% and 18%, respectively. This is partly due to the lower barrier-height for strained Si0.66Ge0.35 channel than those for strained Si0.7Ge0.3 channel device and partly due to the lower effective mass of the holes.
引用
收藏
页码:670 / 672
页数:3
相关论文
共 50 条
  • [41] Analysis of near-IR photon emissions from 50-nm n- and p-channel Si MOSFETs
    de Luna, NC
    Bailon, MF
    Tarun, AB
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2005, 52 (06) : 1211 - 1214
  • [42] Intrinsic Reliability Improvement in Biaxially Strained SiGe p-MOSFETs
    Deora, S.
    Paul, A.
    Bijesh, R.
    Huang, J.
    Klimeck, G.
    Bersuker, G.
    Krisch, P. D.
    Jammy, R.
    IEEE ELECTRON DEVICE LETTERS, 2011, 32 (03) : 255 - 257
  • [43] Optimization of the source/drain extension region profile for suppression of short channel effects in sub-50 nm DG MOSFETs with high-κ gate dielectrics
    Kranti, Abhinav
    Armstrong, G. Alastair
    SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2006, 21 (12) : 1563 - 1572
  • [44] Study of uniform and graded SiGe channel heterojunction p-MOSFETs using Monte Carlo simulation
    Dollfus, P
    Galdin, S
    Arbey, ME
    Hesto, P
    THIN SOLID FILMS, 1997, 294 (1-2) : 259 - 262
  • [45] Towards Schottky-Barrier Source/Drain MOSFETs
    Ostling, Mikael
    Gudmundsson, Valur
    Hellstrom, Per-Erik
    Malm, B. Gunnar
    Zhang, Zhen
    Zhang, Shi-Li
    2008 9TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED-CIRCUIT TECHNOLOGY, VOLS 1-4, 2008, : 146 - +
  • [46] Contributions of channel gate and overlap gate currents on 1/f gate current noise for thin oxide gate p-MOSFETs
    Martinez, F
    Laigle, A
    Hoffmann, A
    Valenza, M
    Veloso, A
    Jurczak, M
    Noise and Fluctuations, 2005, 780 : 243 - 246
  • [47] SiGe source/drain structure for the suppression of the short-channel effect of sub-0.1-μm p-channel MOSFETs
    Nishiyama, A
    Matsuzawa, K
    Takagi, S
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2001, 48 (06) : 1114 - 1120
  • [48] Temperature Dependence of Effective Channel Length Source/Drain Resistance, and Electron Mobility in Sub-50 nm MOSFETs
    Kim, Junsoo
    Lee, Jaehong
    Yun, Yeonam
    Park, Byung-Gook
    Lee, Jong Duk
    Shin, Hyungcheol
    2008 IEEE SILICON NANOELECTRONICS WORKSHOP, 2008, : 73 - +
  • [49] Consistent Model of NBTI with Low Drain Voltage in P-MOSFETs
    Gao, Shucheng
    Ma, Chenyue
    Lin, Xinnan
    2016 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2016, : 230 - 233
  • [50] Fabrication of 50-nm gate SOI n-MOSFETs using novel plasma-doping technique
    Cho, WJ
    Ahn, CG
    Im, KJ
    Yang, JH
    Oh, JH
    Baek, IB
    Lee, S
    IEEE ELECTRON DEVICE LETTERS, 2004, 25 (06) : 366 - 368