Timing error calibration in time-interleaved ADC by sampling clock phase adjustment

被引：0

作者：

Liu, Zheng ^{[1
]}

Honda, Kazutaka ^{[1
]}

Furuta, Masanori ^{[2
]}

Kawahito, Shoji ^{[2
]}

机构：

[1] Shizuoka Univ, Grad Sch Elect Sci & Technol, Hamamatsu, Shizuoka 4328011, Japan

[2] Shizuoka Univ, Res Inst Elect, Hamamatsu, Shizuoka 4328011, Japan

来源：

2007 IEEE INSTRUMENTATION & MEASUREMENT TECHNOLOGY CONFERENCE, VOLS 1-5 | 2007年

关键词：

timing error; calibration; time-interleaved; ADC;

D O I：

暂无

中图分类号：

TP [自动化技术、计算机技术];

学科分类号：

0812 ;

摘要：

Timing error between sampling and holding(S/H) channels for Time-interleaved Analog-to-Digital Converts(TiADCs) is caused by clock skew and RC(sampling resistance and capacitance) mismatch. This paper presents the measurement results of a prototype chip basd on our previous work[10], in which we showed timing error due to clock skew and RC mismatch can be calibrated simultaneously by adjusting the clock phase. The results show that the residule timing error can be reduce to 1-ps.

引用

页码：1179 / +

页数：2

共 50 条

[31] The sampling network for a 16-channel time-interleaved ADC
Ji, Pengfei
Liu, Chengyuan
Dang, Li
Li, Shaoxuan
Ding, Ruixue
Liu, Shubin
Zhu, Zhangming
MICROELECTRONICS JOURNAL, 2025, 156
[32] A time-interleaved pipelined ADC with ultra high speed sampling
Hao Zhang
Honglin Xu
Yichen Fan
Xiaoming Xing
Haitao Liu
Junjie Wu
Sādhanā, 2020, 45
[33] A Continuous Time ΔΣ ADC with Clock Timing Calibration
Tsai, Jen-Che
Chen, Jhy-Rong
Hsueh, Kang-Wei
Chen, Mu-Jung
2008 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE, 2008, : 365 - 368
[34] Time-Interleaved ADC Performance Analysis Considering Clock Skew Effects
Azizian, Sarkis
Asemani, Davud
Ehsanian, Mehdi
2017 IEEE 4TH INTERNATIONAL CONFERENCE ON KNOWLEDGE-BASED ENGINEERING AND INNOVATION (KBEI), 2017, : 955 - 958
[35] Digital background calibration algorithm and its FPGA implementation for timing mismatch correction of time-interleaved ADC
Asgar Abbaszadeh
Esmaeil N. Aghdam
Alfredo Rosado-Muñoz
Analog Integrated Circuits and Signal Processing, 2019, 99 : 299 - 310
[36] Digital background calibration algorithm and its FPGA implementation for timing mismatch correction of time-interleaved ADC
Abbaszadeh, Asgar
Aghdam, Esmaeil N.
Rosado-Munoz, Alfredo
ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2019, 99 (02) : 299 - 310
[37] "Split ADC" Calibration for All-Digital Correction of Time-Interleaved ADC Errors
McNeill, John A.
David, Christopher
Coln, Michael
Croughwell, Rosa
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2009, 56 (05) : 344 - 348
[38] A Novel Calibration Algorithm for Timing Mismatch in Time-Interleaved ADCs
Cao, Yu
Miao, Peng
Li, Fei
2019 5TH INTERNATIONAL CONFERENCE ON FRONTIERS OF SIGNAL PROCESSING (ICFSP 2019), 2019, : 126 - 130
[39] A Self-Calibrated Multiphase Timing System in Time-interleaved ADC
Sun, Jie
Wu, Jianhui
2017 IEEE 2ND ADVANCED INFORMATION TECHNOLOGY, ELECTRONIC AND AUTOMATION CONTROL CONFERENCE (IAEAC), 2017, : 292 - 295
[40] A Timing Skew Calibration Method for Time-Interleaved FATI ADCs
Akdikmen, Alper
Bonizzoni, Edoardo
Maloberti, Franco
2018 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2018,

← 1 2 3 4 5 →