Timing error calibration in time-interleaved ADC by sampling clock phase adjustment

被引：0

作者：

Liu, Zheng ^{[1
]}

Honda, Kazutaka ^{[1
]}

Furuta, Masanori ^{[2
]}

Kawahito, Shoji ^{[2
]}

机构：

[1] Shizuoka Univ, Grad Sch Elect Sci & Technol, Hamamatsu, Shizuoka 4328011, Japan

[2] Shizuoka Univ, Res Inst Elect, Hamamatsu, Shizuoka 4328011, Japan

来源：

2007 IEEE INSTRUMENTATION & MEASUREMENT TECHNOLOGY CONFERENCE, VOLS 1-5 | 2007年

关键词：

timing error; calibration; time-interleaved; ADC;

D O I：

暂无

中图分类号：

TP [自动化技术、计算机技术];

学科分类号：

0812 ;

摘要：

Timing error between sampling and holding(S/H) channels for Time-interleaved Analog-to-Digital Converts(TiADCs) is caused by clock skew and RC(sampling resistance and capacitance) mismatch. This paper presents the measurement results of a prototype chip basd on our previous work[10], in which we showed timing error due to clock skew and RC mismatch can be calibrated simultaneously by adjusting the clock phase. The results show that the residule timing error can be reduce to 1-ps.

引用

页码：1179 / +

页数：2

共 50 条

[21] A Correlation-based Timing Skew Calibration Strategy Using a Time-Interleaved Reference ADC
Ni, Meng
Wang, Xiao
Zhou, Zhe
Ding, Yang
Li, Fule
Rhee, Woogeun
Wang, Zhihua
2020 IEEE 63RD INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2020, : 345 - 348
[22] Split-Based Time-interleaved ADC with Digital Background Timing-skew Calibration
Guo, Mingqiang
Sin, Sai-Weng
Seng-Pan, U.
Martins, R. P.
2017 13TH CONFERENCE ON PH.D. RESEARCH IN MICROELECTRONICS AND ELECTRONICS (PRIME), 2017, : 113 - 116
[23] Calibration and Correction of Timing Mismatch Error in Two-Channel Time-Interleaved DACs
Xu, Saihua
Lee, Jun Wei
2019 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2019,
[24] Timing Mismatch Background Calibration for Time-Interleaved ADCs
Tang, Tzu-Yi
Tsai, Tsung-Heng
Chen, Kevin
TENCON 2012 - 2012 IEEE REGION 10 CONFERENCE: SUSTAINABLE DEVELOPMENT THROUGH HUMANITARIAN TECHNOLOGY, 2012,
[25] Blind Adaptive Calibration of Timing Error for Two-Channel Time-Interleaved ADCs
Fan, Jianjun
Li, Qiang
Li, Guangjun
53RD IEEE INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, 2010, : 233 - 236
[26] SPLIT-ADC BASED DIGITAL BACKGROUND CALIBRATION FOR TIME-INTERLEAVED ADC
Zhang Rui Yin Yongsheng Gao Minglun (Institute of Very Large Scale Integration
Journal of Electronics(China), 2012, (Z2) : 302 - 309
[27] Background Calibration of Time-Interleaved ADC for Optical Coherent Receivers Using Error Backpropagation Techniques
Solis, Fredy
Fernandez Bocco, Alvaro
Morero, Damian
Hueda, Mario R.
Reyes, Benjamin T.
2020 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2020,
[28] A time-interleaved ADC calibration technique for spectrum monitoring applications
Baran, Dursun
MICROELECTRONICS JOURNAL, 2022, 123
[29] A time-interleaved pipelined ADC with ultra high speed sampling
Zhang, Hao
Xu, Honglin
Fan, Yichen
Xing, Xiaoming
Liu, Haitao
Wu, Junjie
SADHANA-ACADEMY PROCEEDINGS IN ENGINEERING SCIENCES, 2020, 45 (01):
[30] SPLIT-ADC BASED DIGITAL BACKGROUND CALIBRATION FOR TIME-INTERLEAVED ADC
Zhang Rui Yin Yongsheng Gao Minglun Institute of Very Large Scale Integration Hefei University of Technology Hefei China
Journal of Electronics(China), 2012, 29(Z2) (China) : 302 - 309

← 1 2 3 4 5 →