Timing error calibration in time-interleaved ADC by sampling clock phase adjustment

被引：0

作者：

Liu, Zheng ^{[1
]}

Honda, Kazutaka ^{[1
]}

Furuta, Masanori ^{[2
]}

Kawahito, Shoji ^{[2
]}

机构：

[1] Shizuoka Univ, Grad Sch Elect Sci & Technol, Hamamatsu, Shizuoka 4328011, Japan

[2] Shizuoka Univ, Res Inst Elect, Hamamatsu, Shizuoka 4328011, Japan

来源：

2007 IEEE INSTRUMENTATION & MEASUREMENT TECHNOLOGY CONFERENCE, VOLS 1-5 | 2007年

关键词：

timing error; calibration; time-interleaved; ADC;

D O I：

暂无

中图分类号：

TP [自动化技术、计算机技术];

学科分类号：

0812 ;

摘要：

Timing error between sampling and holding(S/H) channels for Time-interleaved Analog-to-Digital Converts(TiADCs) is caused by clock skew and RC(sampling resistance and capacitance) mismatch. This paper presents the measurement results of a prototype chip basd on our previous work[10], in which we showed timing error due to clock skew and RC mismatch can be calibrated simultaneously by adjusting the clock phase. The results show that the residule timing error can be reduce to 1-ps.

引用

页码：1179 / +

页数：2

共 50 条

[41] A Background Timing Skew Calibration Technique in Time-Interleaved ADCs
Wu, Zekai
Li, Fule
Ni, Meng
Ding, Yang
Wang, Zhihua
2019 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2019,
[42] Timing-Skew Calibration Techniques in Time-Interleaved ADCs
Gu, Mingyang
Tao, Yunsong
Zhong, Yi
Jie, Lu
Sun, Nan
IEEE OPEN JOURNAL OF THE SOLID-STATE CIRCUITS SOCIETY, 2025, 5 : 1 - 10
[43] Background analog and mixed signal calibration system for time-interleaved ADC
Khalil, Raouf
Louerat, Marie-Minerve
Petigny, Roger
MICROELECTRONICS JOURNAL, 2015, 46 (07) : 656 - 667
[44] Background Calibration of Time-Interleaved ADC Using Direct Derivative Information
Xu, Benwei
Chiu, Yun
2013 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2013, : 2456 - 2459
[45] A Digital Timing Mismatch Calibration Technique in Time-Interleaved ADCs
Li, Jing
Wu, Shuangyi
Liu, Yang
Ning, Ning
Yu, Qi
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2014, 61 (07) : 486 - 490
[46] A Quadrature PLL With Phase Mismatch Calibration for 32GS/s Time-Interleaved ADC
Ma, Shunli
Wu, Tianxiang
Ren, Junyan
IEEE ACCESS, 2020, 8 : 219695 - 219708
[47] Digital background calibration for timing mismatch in time-interleaved ADCs
Chen, HH
Lee, J
Chen, JT
ELECTRONICS LETTERS, 2006, 42 (02) : 74 - 75
[48] A Background Calibration for Joint Mismatch in the OFDM System With Time-Interleaved ADC
Shen, Haoyang
John, Deepu
Cardiff, Barry
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2022, 69 (09) : 3630 - 3634
[49] AN ADAPTIVE SYNTHESIS CALIBRATION METHOD FOR TIME-INTERLEAVED SAMPLING SYSTEMS
Pan, Huiqing
Tian, Shulin
Ye, Peng
METROLOGY AND MEASUREMENT SYSTEMS, 2010, 17 (03) : 405 - 414
[50] Digital background and blind calibration for clock skew error in time-interleaved analog-to-digital converters
Camarero, D
Naviner, JF
Loumeau, P
SBCCI2004:17TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, PROCEEDINGS, 2004, : 228 - 232

← 1 2 3 4 5 →