Timing error calibration in time-interleaved ADC by sampling clock phase adjustment

被引：0

作者：

Liu, Zheng ^{[1
]}

Honda, Kazutaka ^{[1
]}

Furuta, Masanori ^{[2
]}

Kawahito, Shoji ^{[2
]}

机构：

[1] Shizuoka Univ, Grad Sch Elect Sci & Technol, Hamamatsu, Shizuoka 4328011, Japan

[2] Shizuoka Univ, Res Inst Elect, Hamamatsu, Shizuoka 4328011, Japan

来源：

2007 IEEE INSTRUMENTATION & MEASUREMENT TECHNOLOGY CONFERENCE, VOLS 1-5 | 2007年

关键词：

timing error; calibration; time-interleaved; ADC;

D O I：

暂无

中图分类号：

TP [自动化技术、计算机技术];

学科分类号：

0812 ;

摘要：

Timing error between sampling and holding(S/H) channels for Time-interleaved Analog-to-Digital Converts(TiADCs) is caused by clock skew and RC(sampling resistance and capacitance) mismatch. This paper presents the measurement results of a prototype chip basd on our previous work[10], in which we showed timing error due to clock skew and RC mismatch can be calibrated simultaneously by adjusting the clock phase. The results show that the residule timing error can be reduce to 1-ps.

引用

页码：1179 / +

页数：2

共 50 条

[1] A New Calibration Method for Sampling Clock Skew in Time-interleaved ADC
Liu, Zheng
Honda, Kazutaka
Kawahito, Shoji
2008 IEEE INSTRUMENTATION AND MEASUREMENT TECHNOLOGY CONFERENCE, VOLS 1-5, 2008, : 1107 - +
[2] Digital Timing Error Calibration of Time-Interleaved ADC with Low Sample Rate
Neitola, Marko
2020 IEEE NORDIC CIRCUITS AND SYSTEMS CONFERENCE (NORCAS), 2020,
[3] DIGITAL BACKGROUND CALIBRATION FOR TIMING SKEW IN TIME-INTERLEAVED ADC
Li, Jing
Liu, Yang
Wu, Shuangyi
Ning, Ning
Yu, Qi
JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2014, 23 (08)
[4] LMS calibration of sampling timing for time-interleaved A/D converters
Oshima, T.
Takahashi, T.
Yamawaki, T.
ELECTRONICS LETTERS, 2009, 45 (12) : 615 - 616
[5] A Charge Pump Based Timing-Skew Calibration for Time-Interleaved ADC
Zhang, Peng
Chen, Zhijie
Wei, He-Gong
Sin, Sai-Weng
U, Seng-Pan
Wang, Zhihua
Martins, Rui Paulo
2011 IEEE 54TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2011,
[6] Novel sampling timing background calibration for time-interleaved A/D converters
Oshima, Takashi
Takahashi, Tomomi
Yamawaki, Taizo
2009 52ND IEEE INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1 AND 2, 2009, : 361 - 364
[7] A timing mismatch calibration method for time-interleaved ADC based on spectral characteristics
College of Electronic Information and Control Engineering, Beijing University of Technology, Beijing
100124, China
Tien Tzu Hsueh Pao, 3 (587-590):
[8] A Time-Interleaved SAR ADC With Signal-Independent Background Timing Calibration
Su, Christopher K.
Hurst, Paul J.
Lewis, Stephen H.
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2022, 69 (02) : 620 - 633
[9] Design the efficient block digital filters for calibration of timing-error effects in time-interleaved ADC system
Lee, YS
An, Q
2005 INTERNATIONAL CONFERENCE ON COMMUNICATIONS, CIRCUITS AND SYSTEMS, VOLS 1 AND 2, PROCEEDINGS: VOL 1: COMMUNICATION THEORY AND SYSTEMS, 2005, : 1366 - 1369
[10] A digital-background calibration technique for minimizing timing-error effects in time-interleaved ADC's
Jin, HW
Lee, EKF
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 2000, 47 (07): : 603 - 613

← 1 2 3 4 5 →