Digital Timing Error Calibration of Time-Interleaved ADC with Low Sample Rate

被引：0

作者：

Neitola, Marko ^{[1
]}

机构：

[1] Univ Oulu, ITEE CAS Grp, Oulu, Finland

来源：

2020 IEEE NORDIC CIRCUITS AND SYSTEMS CONFERENCE (NORCAS) | 2020年

基金：

芬兰科学院;

关键词：

time-interleaving; ADC; mismatch calibration; CONVERTER;

D O I：

10.1109/norcas51424.2020.9264991

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

This work suggests a novel procedure of calibrating timing mismatch of time-interleaved Analog-to-Digital conversion. Here, the timing mismatch calibration and compensation are both performed digitally. The proposed method is simple and it is able to find timing errors below the Nyquist rate of the individual analog-to-digital converter. Moreover, the method can be easily modified for digital gain error calibration.

引用

页数：7

共 50 条

[1] DIGITAL BACKGROUND CALIBRATION FOR TIMING SKEW IN TIME-INTERLEAVED ADC
Li, Jing
Liu, Yang
Wu, Shuangyi
Ning, Ning
Yu, Qi
JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2014, 23 (08)
[2] Timing error calibration in time-interleaved ADC by sampling clock phase adjustment
Liu, Zheng
Honda, Kazutaka
Furuta, Masanori
Kawahito, Shoji
2007 IEEE INSTRUMENTATION & MEASUREMENT TECHNOLOGY CONFERENCE, VOLS 1-5, 2007, : 1179 - +
[3] Design the efficient block digital filters for calibration of timing-error effects in time-interleaved ADC system
Lee, YS
An, Q
2005 INTERNATIONAL CONFERENCE ON COMMUNICATIONS, CIRCUITS AND SYSTEMS, VOLS 1 AND 2, PROCEEDINGS: VOL 1: COMMUNICATION THEORY AND SYSTEMS, 2005, : 1366 - 1369
[4] A digital-background calibration technique for minimizing timing-error effects in time-interleaved ADC's
Jin, HW
Lee, EKF
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 2000, 47 (07): : 603 - 613
[5] A Digital Background Calibration Algorithm of Time-Interleaved ADC
Yin, Yongsheng
Li, Jiayu
Chen, Hongmei
PROCEEDINGS OF 2014 IEEE INTERNATIONAL CONFERENCE ON ANTI-COUNTERFEITING, SECURITY AND IDENTIFICATION (ASID), 2014, : 64 - 67
[6] A low-complexity digital background calibration of sample-time error in time-interleaved A/D converters
Bazrafshan, Amir
Taherzadeh-Sani, Mohammad
Nabki, Frederic
ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2013, 76 (02) : 245 - 249
[7] A low-complexity digital background calibration of sample-time error in time-interleaved A/D converters
Amir Bazrafshan
Mohammad Taherzadeh-Sani
Frederic Nabki
Analog Integrated Circuits and Signal Processing, 2013, 76 : 245 - 249
[8] A Four-Channel Time-Interleaved ADC With Digital Calibration of Interchannel Timing and Memory Errors
Law, Chi Ho
Hurst, Paul J.
Lewis, Stephen H.
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2010, 45 (10) : 2091 - 2103
[9] Split-Based Time-interleaved ADC with Digital Background Timing-skew Calibration
Guo, Mingqiang
Sin, Sai-Weng
Seng-Pan, U.
Martins, R. P.
2017 13TH CONFERENCE ON PH.D. RESEARCH IN MICROELECTRONICS AND ELECTRONICS (PRIME), 2017, : 113 - 116
[10] SPLIT-ADC BASED DIGITAL BACKGROUND CALIBRATION FOR TIME-INTERLEAVED ADC
Zhang Rui Yin Yongsheng Gao Minglun (Institute of Very Large Scale Integration
Journal of Electronics(China), 2012, (Z2) : 302 - 309

← 1 2 3 4 5 →