VLSI-oriented input and output buffered switch architecture for high-speed ATM backbone nodes

被引：0

作者：

Kamatani, Y ^{[1
]}

Ohba, Y ^{[1
]}

Shimojo, Y ^{[1
]}

Ise, K ^{[1
]}

Motoyama, M ^{[1
]}

Saito, T ^{[1
]}

机构：

[1] TOSHIBA CO LTD, SEMICOND DEVICE ENGN LAB, KAWASAKI, KANAGAWA 210, JAPAN

来源：

IEICE TRANSACTIONS ON COMMUNICATIONS | 1996年 / E79B卷 / 05期

关键词：

ATM; switch; node; high-speed; backbone; flow control; input buffer; output buffer; shaved buffer; multicast; QoS; LSI;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

Asynchronous Transfer Mode (ATM) is a promised bearer transmission service for high speed multimedia LAN. Recently, high speed multimedia ATM LAN products have been available. Therefore, in order to interconnect them, the multimedia backbone LAN, which has the expandable high throughput over 10G bps, supporting multicast, multi-QoS, and many interfaces including 622 Mbps, will be widely required. In this paper, the VLSI oriented input and output buffered switch architecture is proposed as the hardware architecture for multimedia backbone switch node. This paper describes that the chip set consisting of four VLSIs, that is, the switch element, the switch access, the distributor/arbiter, and the multiplexer/demultiplexer, can realize the backbone switch core, and the main specifications required to each VLSI are derived.

引用

页码：647 / 657

页数：11

共 50 条

[1] A high-speed tandem-crosspoint ATM switch architecture with input and output buffers
Oki, E
Yamanaka, N
IEICE TRANSACTIONS ON COMMUNICATIONS, 1998, E81B (02) : 215 - 223
[2] High-speed tandem-crosspoint ATM switch architecture with input and output buffers
NTT Network Service Systems Lab, Musashino-shi, Japan
IEICE Trans Commun, 2 (215-223):
[3] A high-speed arbitration scheme for an input buffering ATM switch architecture
Paik, JH
Jung, YO
Lim, CT
APCCAS '96 - IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS '96, 1996, : 326 - 329
[4] THE BARREL SWITCH - AN ATM SWITCH ARCHITECTURE FOR HIGH-SPEED SWITCHING
SHOBATAKE, Y
ELECTRONICS AND COMMUNICATIONS IN JAPAN PART I-COMMUNICATIONS, 1994, 77 (10): : 11 - 20
[5] VLSI-ORIENTED HIGH-SPEED MULTIPLIER USING A REDUNDANT BINARY ADDITION TREE.
Takagi, Naofumi
Yasuura, Hiroto
Yajima, Shuzo
Systems, computers, controls, 1983, 14 (04): : 19 - 28
[6] Performance comparison of high-speed input-buffered ATM switches
Kim, HY
Ahmad, A
Oh, CW
Kim, K
IEEE ATM '97 WORKSHOP, PROCEEDINGS, 1997, : 505 - 513
[7] A SHARED MULTIBUFFER ARCHITECTURE FOR HIGH-SPEED ATM SWITCH LSIS
KONDOH, H
NOTANI, H
YAMANAKA, H
HIGASHITANI, K
SAITO, H
HAYASHI, I
MATSUDA, Y
OSHIMA, K
NAKAYA, M
IEICE TRANSACTIONS ON ELECTRONICS, 1993, E76C (07) : 1094 - 1101
[8] VLSI design optimization of input/output-buffered broadband ATM switches
Shi, H
Zukowski, C
Wing, O
IEEE INFOCOM '96 - FIFTEENTH ANNUAL JOINT CONFERENCE OF THE IEEE COMPUTER AND COMMUNICATIONS SOCIETIES: NETWORKING THE NEXT GENERATION, PROCEEDINGS VOLS 1-3, 1996, : 810 - 817
[9] A HIGH-SPEED ATM SWITCH WITH INPUT AND CROSS-POINT BUFFERS
DOI, Y
YAMANAKA, N
IEICE TRANSACTIONS ON COMMUNICATIONS, 1993, E76B (03) : 310 - 314
[10] Optical output buffered ATM switch prototype based on FRONTIERNET architecture
Yamada, Y
Sasayama, K
Habara, K
Misawa, A
Tsukada, M
Matsunaga, T
Yukimatsu, K
IEEE JOURNAL ON SELECTED AREAS IN COMMUNICATIONS, 1998, 16 (07) : 1298 - 1308

← 1 2 3 4 5 →