Gate-all-around twin silicon nanowire SONOS memory

被引：26

作者：

Suk, Sung Dae ^{[1
]}

Yeo, Kyoung Hwan ^{[1
]}

Cho, Keun Hwi ^{[1
]}

Li, Ming ^{[1
]}

Yeoh, Yun young ^{[1
]}

Hong, Ki-Ha ^{[4
]}

Kim, Sung-Han ^{[3
]}

Koh, Young-Ho ^{[2
]}

Jung, Sunggon ^{[2
]}

Jang, WonJun ^{[2
]}

Kim, Dong-Won ^{[1
]}

Park, Donggun ^{[1
]}

Ryu, Byung-Il ^{[1
]}

机构：

[1] Samsung Elect Co, Device Res Team, San 24, Yongin 449711, Kyoungi Do, South Korea

[2] Samsung Elect Co, PD Team, Yongin 449711, Kyoungi Do, South Korea

[3] Samsung Elect Co, Team MTT2, Yongin 449711, Kyoungi Do, South Korea

[4] SAIT, Yongin 449711, Kyoungi Do, South Korea

来源：

2007 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS | 2007年

关键词：

D O I：

10.1109/VLSIT.2007.4339760

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

We have developed gate-all-around (GAA) SONOS with ultra thin twin silicon nanowires for the first time. By using channel hot electron injection (CHEI) and hot hole injection (HHI) mechanisms, program speed of 1 mu s at V-d=2 V, V-g =6 V and erase speed of 1 ms at V-d=4.5 V, V-g=-6 V are achieved with 2 similar to 3 nm nanowire and 30 nm gate. Nanowire size below 10 nm dependencies on V, shift (AV,) and the program/erase (P/E) characteristics are investigated. As nanowire diameter (d(nw)) decreases, faster program speed and larger Delta V-th are observed.

引用

页码：142 / +

页数：2

共 50 条

[41] An analytic model for gate-all-around silicon nanowire tunneling field effect transistors
刘颖
何进
陈文新
杜彩霞
叶韵
赵巍
吴文
邓婉玲
王文平
[J]. Chinese Physics B, 2014, 23 (09) : 373 - 378
[42] Strained Silicon Single Nanowire Gate-All-Around TFETs with Optimized Tunneling Junctions
Narimani, Keyvan
Trellenkamp, Stefan
Tiedemann, Andreas
Mantl, Siegfried
Zhao, Qing-Tai
[J]. APPLIED SCIENCES-BASEL, 2018, 8 (05):
[43] RADIAL BULK-MODE VIBRATIONS IN A GATE-ALL-AROUND SILICON NANOWIRE TRANSISTOR
Ziaei-Moayyed, M.
Resnick, P.
Draper, B.
Okandan, M.
[J]. 2012 IEEE 25TH INTERNATIONAL CONFERENCE ON MICRO ELECTRO MECHANICAL SYSTEMS (MEMS), 2012,
[44] Transport through Single Dopants in Gate-All-Around Silicon Nanowire MOSFETs (SNWFETs)
Hong, B. H.
Jung, Y. C.
Hwang, S. W.
Cho, K. H.
Yeo, K. H.
Yeoh, Y. Y.
Suk, S. D.
Li, M.
Kim, D. -W.
Park, D.
Oh, K. S.
Lee, W. -S.
[J]. 2008 IEEE SILICON NANOELECTRONICS WORKSHOP, 2008, : 51 - +
[45] Possibility of Transport Through a Single Acceptor in a Gate-All-Around Silicon Nanowire PMOSFET
Hong, Byoung Hak
Jung, Young Chai
Rieh, Jae Sung
Hwang, Sung Woo
Cho, Keun Hwi
Yeo, K. H.
Suk, S. D.
Yeoh, Y. Y.
Li, M.
Kim, Dong-Won
Park, Donggun
Oh, Kyung Seok
Lee, Won-Seong
[J]. IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2009, 8 (06) : 713 - 717
[46] YJunctionless Silicon-Nanowire Gate-All-Around Tunnel Field Effect Transistor
Akram, M. W.
Ghosh, Bahniman
[J]. JOURNAL OF LOW POWER ELECTRONICS, 2014, 10 (02) : 286 - 292
[47] Investigation of Silicon Nanowire Gate-All-Around Junctionless Transistors Built on a Bulk Substrate
Moon, Dong-Il
Choi, Sung-Jin
Duarte, Juan Pablo
Choi, Yang-Kyu
[J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2013, 60 (04) : 1355 - 1360
[48] Compact Modeling of Schottky Gate-all-around Silicon Nanowire Transistors with Halo Doping
Mishra, Girish Shankar
Mohankumar, N.
Mahesh, V.
Vamsidhar, Y.
Kumar, M. Arun
[J]. SILICON, 2022, 14 (04) : 1455 - 1462
[49] An analytic model for gate-all-around silicon nanowire tunneling field effect transistors
Liu Ying
He Jin
Chan Mansun
Du Cai-Xia
Ye Yun
Zhao Wei
Wu Wen
Deng Wan-Ling
Wang Wen-Ping
[J]. CHINESE PHYSICS B, 2014, 23 (09)
[50] Polarity Control in Double-Gate, Gate-All-Around Vertically Stacked Silicon Nanowire FETs
De Marchi, M.
Sacchetto, D.
Frache, S.
Zhang, J.
Gaillardon, P. -E.
Leblebici, Y.
De Micheli, G.
[J]. 2012 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2012,

← 1 2 3 4 5 →