Transport through Single Dopants in Gate-All-Around Silicon Nanowire MOSFETs (SNWFETs)

被引：0
|
作者：
Hong, B. H. [1 ]
Jung, Y. C.
Hwang, S. W.
Cho, K. H. [2 ]
Yeo, K. H. [2 ]
Yeoh, Y. Y. [2 ]
Suk, S. D. [2 ]
Li, M. [2 ]
Kim, D. -W. [2 ]
Park, D. [2 ]
Oh, K. S. [2 ]
Lee, W. -S. [2 ]
机构：
[1] Korea Univ, Res Ctr Time Domain Nanofunct Devices, 5-1 Anam, Seoul 136701, South Korea
[2] Samsang Elect Co, Adv Technol Dev Team I, R&D Ctr, Giheung 446 711, South Korea
来源：
2008 IEEE SILICON NANOELECTRONICS WORKSHOP | 2008年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
Temperature (T) dependent transport measurements of cylindrical shaped gate-all-around silicon nanowire MOSFETs (SNWFETs) were performed. Single electron tunneling behaviors were observed at 4.2 K and one of the devices exhibited anomalously strong current peak which survived even at room temperature. The observed peak was interpreted as an evidence of transport through single impurities in the channel.
引用
收藏
页码：51 / +
页数：2
相关论文
共 50 条
  • [1] Possibility of Transport Through a Single Acceptor in a Gate-All-Around Silicon Nanowire PMOSFET
    Hong, Byoung Hak
    Jung, Young Chai
    Rieh, Jae Sung
    Hwang, Sung Woo
    Cho, Keun Hwi
    Yeo, K. H.
    Suk, S. D.
    Yeoh, Y. Y.
    Li, M.
    Kim, Dong-Won
    Park, Donggun
    Oh, Kyung Seok
    Lee, Won-Seong
    IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2009, 8 (06) : 713 - 717
  • [2] Structure effects in the gate-all-around silicon nanowire MOSFETs
    Liang, Gengchiau
    EDSSC: 2007 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS, VOLS 1 AND 2, PROCEEDINGS, 2007, : 129 - 132
  • [3] From gate-all-around to nanowire MOSFETs
    Colinge, Jean-Pierre
    CAS 2007 INTERNATIONAL SEMICONDUCTOR CONFERENCE, VOLS 1 AND 2, PROCEEDINGS, 2007, : 11 - 17
  • [4] Cryogenic Transport Characteristics of P-Type Gate-All-Around Silicon Nanowire MOSFETs
    Gu, Jie
    Zhang, Qingzhu
    Wu, Zhenhua
    Yao, Jiaxin
    Zhang, Zhaohao
    Zhu, Xiaohui
    Wang, Guilei
    Li, Junjie
    Zhang, Yongkui
    Cai, Yuwei
    Xu, Renren
    Xu, Gaobo
    Xu, Qiuxia
    Yin, Huaxiang
    Luo, Jun
    Wang, Wenwu
    Ye, Tianchun
    NANOMATERIALS, 2021, 11 (02) : 1 - 11
  • [5] Uniaxial Strain Effects on Electron Ballistic Transport in Gate-All-Around Silicon Nanowire MOSFETs
    Zhang, Lining
    Lou, Haijun
    He, Jin
    Chan, Mansun
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2011, 58 (11) : 3829 - 3836
  • [6] CMOS Compatible Gate-All-Around Vertical Silicon-Nanowire MOSFETs
    Yang, B.
    Buddharaju, K. D.
    Teo, S. H. G.
    Fu, J.
    Singh, N.
    Lo, G. Q.
    Kwong, D. L.
    ESSDERC 2008: PROCEEDINGS OF THE 38TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE, 2008, : 318 - 321
  • [7] Characteristics of Gate-All-Around Silicon Nanowire and Nanosheet MOSFETs with Various Spacers
    Kola, Sekhar Reddy
    Li, Yiming
    Thoti, Narasimhulu
    2020 INTERNATIONAL CONFERENCE ON SIMULATION OF SEMICONDUCTOR PROCESSES AND DEVICES (SISPAD 2020), 2020, : 79 - 82
  • [8] Investigation of Nanowire Line-Edge Roughness in Gate-All-Around Silicon Nanowire MOSFETs
    Yu, Tao
    Wang, Runsheng
    Huang, Ru
    Chen, Jiang
    Zhuge, Jing
    Wang, Yangyuan
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2010, 57 (11) : 2864 - 2871
  • [9] High Aspect Ratio Silicon Nanowire for Stiction Immune Gate-All-Around MOSFETs
    Han, Jin-Woo
    Moon, Dong-Il
    Choi, Yang-Kyu
    IEEE ELECTRON DEVICE LETTERS, 2009, 30 (08) : 864 - 866
  • [10] Density scaling with gate-all-around silicon nanowire MOSFETs for the 10 nm node and beyond
    Bangsaruntip, S.
    Balakrishnan, K.
    Cheng, S. -L.
    Chang, J.
    Brink, M.
    Lauer, I.
    Bruce, R. L.
    Engelmann, S. U.
    Pyzyna, A.
    Cohen, G. M.
    Gignac, L. M.
    Breslin, C. M.
    Newbury, J. S.
    Klaus, D. P.
    Majumdar, A.
    Sleight, J. W.
    Guillorn, M. A.
    2013 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2013,
12345