Density scaling with gate-all-around silicon nanowire MOSFETs for the 10 nm node and beyond

被引：0

作者：

Bangsaruntip, S. ^{[1
]}

Balakrishnan, K. ^{[1
]}

Cheng, S. -L. ^{[1
]}

Chang, J. ^{[1
]}

Brink, M. ^{[1
]}

Lauer, I. ^{[1
]}

Bruce, R. L. ^{[1
]}

Engelmann, S. U. ^{[1
]}

Pyzyna, A. ^{[1
]}

Cohen, G. M. ^{[1
]}

Gignac, L. M. ^{[1
]}

Breslin, C. M. ^{[1
]}

Newbury, J. S. ^{[1
]}

Klaus, D. P. ^{[1
]}

Majumdar, A. ^{[1
]}

Sleight, J. W. ^{[1
]}

Guillorn, M. A. ^{[1
]}

机构：

[1] IBM Res Div TJ Watson Res Ctr, Yorktown Hts, NY 10598 USA

来源：

2013 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM) | 2013年

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

We present results from gate-all-around (GAA) silicon nanowire (SiNW) MOSFETs fabricated using a process flow capable of achieving a nanowire pitch of 30 nm and a scaled gate pitch of 60 nm. We demonstrate for the first time that GAA SiNW devices can be integrated to density targets commensurate with CMOS scaling needs of the 10 nm node and beyond. In addition, this work achieves the highest performance for GAA SiNW NFETs at a gate pitch below 100 nm.

引用

页数：4

共 50 条

[1] Structure effects in the gate-all-around silicon nanowire MOSFETs
Liang, Gengchiau
[J]. EDSSC: 2007 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS, VOLS 1 AND 2, PROCEEDINGS, 2007, : 129 - 132
[2] On the Vertically Stacked Gate-All-Around Nanosheet and Nanowire Transistor Scaling beyond the 5 nm Technology Node
Wong, Hei
Kakushima, Kuniyuki
[J]. NANOMATERIALS, 2022, 12 (10)
[3] From gate-all-around to nanowire MOSFETs
Colinge, Jean-Pierre
[J]. CAS 2007 INTERNATIONAL SEMICONDUCTOR CONFERENCE, VOLS 1 AND 2, PROCEEDINGS, 2007, : 11 - 17
[4] Characteristics of Gate-All-Around Silicon Nanowire and Nanosheet MOSFETs with Various Spacers
Kola, Sekhar Reddy
Li, Yiming
Thoti, Narasimhulu
[J]. 2020 INTERNATIONAL CONFERENCE ON SIMULATION OF SEMICONDUCTOR PROCESSES AND DEVICES (SISPAD 2020), 2020, : 79 - 82
[5] CMOS Compatible Gate-All-Around Vertical Silicon-Nanowire MOSFETs
Yang, B.
Buddharaju, K. D.
Teo, S. H. G.
Fu, J.
Singh, N.
Lo, G. Q.
Kwong, D. L.
[J]. ESSDERC 2008: PROCEEDINGS OF THE 38TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE, 2008, : 318 - 321
[6] Investigation of Nanowire Line-Edge Roughness in Gate-All-Around Silicon Nanowire MOSFETs
Yu, Tao
Wang, Runsheng
Huang, Ru
Chen, Jiang
Zhuge, Jing
Wang, Yangyuan
[J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2010, 57 (11) : 2864 - 2871
[7] High Performance and Highly Uniform Gate-All-Around Silicon Nanowire MOSFETs with Wire Size Dependent Scaling
Bangsaruntip, S.
Cohen, G. M.
Majumdar, A.
Zhang, Y.
Engelmann, S. U.
Fuller, N. C. M.
Gignac, L. M.
Mittal, S.
Newbury, J. S.
Guillorn, M.
Barwicz, T.
Sekaric, L.
Frank, M. M.
Sleight, J. W.
[J]. 2009 IEEE INTERNATIONAL ELECTRON DEVICES MEETING, 2009, : 272 - 275
[8] Tellurium Nanowire Gate-All-Around MOSFETs for Sub-5 nm Applications
Yin, Yiheng
Zhang, Zhaofu
Zhong, Hongxia
Shao, Chen
Wan, Xuhao
Zhang, Can
Robertson, John
Guo, Yuzheng
[J]. ACS APPLIED MATERIALS & INTERFACES, 2021, 13 (02) : 3387 - 3396
[9] Transport through Single Dopants in Gate-All-Around Silicon Nanowire MOSFETs (SNWFETs)
Hong, B. H.
Jung, Y. C.
Hwang, S. W.
Cho, K. H.
Yeo, K. H.
Yeoh, Y. Y.
Suk, S. D.
Li, M.
Kim, D. -W.
Park, D.
Oh, K. S.
Lee, W. -S.
[J]. 2008 IEEE SILICON NANOELECTRONICS WORKSHOP, 2008, : 51 - +
[10] High Aspect Ratio Silicon Nanowire for Stiction Immune Gate-All-Around MOSFETs
Han, Jin-Woo
Moon, Dong-Il
Choi, Yang-Kyu
[J]. IEEE ELECTRON DEVICE LETTERS, 2009, 30 (08) : 864 - 866

← 1 2 3 4 5 →